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I 
 
Abstract 
This work contributes to knowledge in the field of semiconductor system 
architectures, circuit design and implementation, and communications 
protocols.  
The work starts by describing the challenges of interfacing legacy analogue 
subscriber loops to an electronic circuit contained within the Central Office 
(Telephone Exchange) building. It then moves on to describe the globalisation of 
the telecom network, the demand for software programmable devices to enable 
system customisation cost effectively, and the creation of circuit and system 
blocks to realise this.  
The work culminates in the application challenges of developing a wireless RF 
front end, including antenna, for an Ultra Wideband communications systems 
applications. 
This thesis illustrates how higher levels of integration over the period of 1981 to 
2010 have influenced the realisation of complex system level products, 
particularly analogue signal processing capabilities  for communications 
applications. There have been many publications illustrating the impact of 
technology advancement from an economic or technology perspective. The 
thesis shows how technology advancement has impacted the physical realisation 
of semiconductor products over the period, at system, circuit, and physical 
implementation levels.  
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Preface 
This thesis is submitted under Schedule B: Degree of Doctor of Philosophy by 
Published Work to the University of Glasgow, School of Engineering. The work 
represents the published work by the author in the field of communications over 
a 28 year career in industry developing products to address a global market. The 
career started in the early 1980’s as the semiconductor industry was growing 
from a $7Bn (1980) [1] global market into the $305Bn in 2012 [2]. It was this 
growth, combined with the introduction of low cost Application Specific 
Integrated Circuits (ASICS) that fuelled the worldwide growth in communications 
services, delivering the essential infrastructure which spawned the ‘internet 
age’. With the availability of ASICs, low volume, high value processing functions 
such as complex telecommunications switching units became possible. The 
patents and commercial publications submitted examine the impact of both 
ASICs and Customer specific ICs (CSICs) on the modernisation of the 
telecommunications network deployed by the world’s telecom operators.  
The under-pining field of study is semiconductor technology, specifically 
analogue circuit and system design and development as applied to 
telecommunications, with specific emphasis on the replacement and 
modernisation of the Central Office (Exchange) switches and network access 
equipment [3], [4]. The material submitted shows the development and adoption 
of technology to enable cost effective network access over both copper and 
optical fibre to customers’ premises.  The work then explores one potential 
candidate for wireless local area networking to realise high density high speed 
connectivity for use in domestic or small office environments [5].  
 Due to the commercial nature of the work, the ownership of the original results, 
schematics, calculations, and intellectual property belong to the author’s 
employer at the time and are no longer accessible. The material presented is 
freely available in the public domain in the form of patents, trademarks, 
publications, or product datasheets. Where analysis has been presented, this has 
been generated from information contained within these public records or re-
created from first principles in order to demonstrate the novelty captured within 
the topic.  
X 
 
These 12 submissions represent some of the leading innovations serving the 
communications market at the time, and illustrate the development and 
evolution of network access technologies from the early digitisation of the 
network [6], through the exploration and deployment challenges of optical 
access technologies, into a proposal for next generation wireless access. 
The work presented can be divided into three distinct themes in network access 
technologies:- 
1. Analogue Subscriber Line Interface Circuit (SLIC) [7] Access Technology 
incorporating circuit and architecture innovations to deliver lower cost, 
lower power, more flexible solutions to the challenges presented to 
operators implementing digital network upgrades (9 submissions). 
2. Optical access technology for multi-wavelength point-to-point network to 
deliver 10 Gigabit access directly into end user premises, and the impact 
of high data rates on the core network (1 submission). 
3. Wireless network access technologies with emphasis on Ultra-Wideband 
communications customer premise equipment for high speed, in premise 
customer connections (2 submissions).  
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Explanatory Essay 
A short history of telecommunications  
In 1876, when Alexander Graham Bell spoke the immortal words, "Mr. Watson, 
come here, I want you!" [8], the telephone was born and later patented by the Bell 
Telephone Company, eventually to become AT&T, the world’s largest 
telecommunications company.   The invention of the telephone was of such 
significance that Sir William Thompson (later Lord Kelvin) exhibited Bell's 
telephone to the British Association for the Advancement of Science at Glasgow 
in September 1877; he described it as "the greatest by far of all the marvels of the 
electric telegraph" [9]. Thus began the development and migration of the original 
telegraph companies away from Morse code based communication into voice 
communication and gave rise to some of the largest and most powerful 
corporations of the 20th century [10], [11]. In the USA, the telecommunications 
and telegraph operators were predominantly under private ownership, while in 
Europe, most communications organisations were associated and owned by the 
existing postal services under government control, such as Bundespost 
(Germany), Postes, Telegraphes et Telephones (France), and the General Post 
Office (UK). This fundamentally different approach to ownership of the newly 
emerging and strategically important communications infrastructure between 
the leading countries of Europe and the USA had a significant impact on the 
manner and ethos of the development of the core switching equipment in the 
two geographic areas. In the USA there was (and still is) a strong focus on cost 
effectiveness, operational efficiency, and long haul communications whereas in 
Europe there was much more focus on technology, standardisation, and 
interoperability between competing systems [12], with commercial support and 
adoption by their home markets.  
This situation remained until 1974, when an antitrust suit was brought against 
AT&T by the US Government [13]. After considerable legal wrangling, the 
decision was enacted to break up AT&T into a long haul network operator and 7 
Regional Bell Operating Companies (RBOCs) on 1 January 1984 [14]. This resulted 
in the mini-Bells [15] with regional and geographic limits on their business.  
Some 10 years later the major European nations decided to split the connection 
between traditional postal services and telecommunications services as the rapid 
growth of telecommunications was being hampered by the very mature postal 
- 2 - 
 
services [16]. This break up also enabled the previously government owned 
national carriers to bid for international business by placing ownership at arm’s 
length from their respective Governments.   
Technology Progress 
As deregulation was occurring on the political and commercial front, the 
developments and improvements in semiconductor technology was producing 
lower cost, higher quality components enabling the major manufacturers to 
incorporate more flexibility and features in their products; a requirement for 
customising equipment destined for overseas markets. Furthermore, the 
previous generation of equipment designed in the 1950’s based on 
electromechanical switching technology such as the Strowger selector [17] and 
crossbar cross-connect, Figure 1 [18] was reaching the end of its life and 
required upgrade and replacement. 
 
Figure 1: Western Electric 100 point Crossbar Switch; type B  
(Source: Walker, P [19] ) 
By the mid 1970’s, the advancement of semiconductor technology was sufficient 
that complex analogue and mixed signal circuits capable of converting the 
analogue signals to and from the digital domain could be integrated and 
international standards were agreed [20]. This now enabled the development of 
switches capable of converting the analogue voice information into digital 
information and passing it through a digital switch network without any loss of 
quality or information.  
During the 1980’s, the demand for telephony services expanded globally 
requiring switches capable of handling both a greater number of subscriber lines 
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and interoffice connections (trunks), and also a higher proportion of 
simultaneous connections. According to the World Bank & ITU figures captured in 
Figure 2, the global average of fixed wire telephone density was 6 per 100 of 
population in 1975, with all OECD nations at 24.1 per 100. By 2000 the global 
average had risen to 15 per 100 worldwide and 55.9 per 100 high income OECD 
[21], [22]. This growth represented an increase of over 180 Million new lines 
worldwide (not including replacement or upgrade to digitisation).  
 
 Figure 2: Fixed Wire Telephone Density 
Defined as telephone lines that connect a subscriber's terminal equipment to the 
public switched telephone network and have a port on a telephone exchange.  
Integrated services digital network (ISDN) channels and fixed wireless subscribers are 
included. (Source : World Bank /ITU) [2] 
This increase in demand  required the replacement of the electro-mechanical  
telephone switches of the 1940 – 1960’s, with a subscriber capacity of 15,000 
[23], by new digital switches capable of handling up to 250,000 subscriber 
connections, 60,000 trunk connections, or a mixture of both [24]. The new 
digital architectures also gave rise to non-blocking switches [17], [25], essential 
to the delivery of service to all the subscribers’ lines. 
Worldwide, there were five major suppliers of telecom switch technology 
(Siemens, Ericsson, Alcatel, AT&T(Lucent), and Northern Telecom) engaged in 
the development  of new switch architectures capable of servicing the emerging 
ISDN digital networks while still delivering services to conventional analogue 
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customers via POTS (Plain Old Telephone Service)1 [26]. Anecdotally, the UK 
telecommunications network, still owned by the UK government via British 
Telecom, developed their own ‘home grown’ switch in conjunction with Plessey 
and GEC Ltd known as System X. This system failed to gain international 
acceptance in overseas markets other than some British dependencies such as 
the Falkland Islands. A summary of the leading global suppliers of telephone 
switches is shown in Table 1 along with their product first service dates. Further 
information on the development of the modern telecommunications equipment 
has been provided by Chapuis and Joel [27].  
 
Manufacturer Product Max Subscribers Trial- Date Comments 
Siemens EWSD 250,000 1985 German based international 
conglomerate 
Alcatel System 12 100,000 1980 French/Belgium based international 
OEM 
Ericsson AXE10 64,000 1976 Swedish based independent OEM 
AT&T / Lucent 5ESS 100,000 1982 North America Operator/OEM 
Northern 
Telecom 
DMS-100 100,000 1979 Canadian operator / OEM 
Plessey / GEC 
(for BT in UK) 
System X  1982 UK joint venture OEM; Acquired by 
Siemens 
NEC Japan NEAX61 100,000 1979 Japan OEM 
Table 1: Summary of Switch Capabilities of major switch vendors worldwide            
 (Source: Author) 
By 1985, all of the above listed manufacturers had released their new switches 
into public service defining both the switch the system architectures and much 
of the core network capable of delivering both digital and analogue telephony 
services for the next 2 decades.  
  
General Components of a Telephone switch 
Although each manufacturer’s switch had different architectural features, often 
influenced by historic preferences within their home market, a 1980’s era 
telephone switch architecture consisted of 4 main components. The reference 
diagram used here is based on a Siemens EWSD switch [28], [29]:  
1. A Digital Line Unit / Line Trunk Unit (DLU/LTU) responsible for interfacing 
the subscriber line pair or trunk lines2 into the switch fabric. In a large switch 
                                         
1 Plain Old Telephone Service (POTS) is the most basic telephone service delivered to a ‘standard’ 
passive telephone with rotary dial such as a Western Electric Type 500 (USA) or BT (GPO) Type 
746 (UK) Telephone. 
2 Trunk lines are 4 wire analogue connections (transmit and receive) between adjacent telephone 
switches (exchanges) to ensure backward-compatibility with legacy installed systems.   
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the DLU may provide capacity to terminate up to 250,000 subscriber line 
pairs occupying up to 80% of the physical equipment area in a central office.  
2. A Common Channel signalling Unit for managing the signalling channels from 
both the line cards in the DLU/LTU and also within the core digital trunk 
network.  
3. A call processing unit for the set-up and tear-down of individual calls. This 
unit also manages the charging and billing of the calls initiated by subscribers 
on the switch, or calls transiting the switch according to the billing policies 
of the operator.  
4. A Switching Network unit (SN) responsible for the connection of each 
subscriber call to the chosen (dialled) far end party. The SN unit varies in 
architecture depending upon switch manufacturer but generally consisted of 
a Time-Space-Time cross connect, a non-blocking array capable of connecting 
any subscriber to any other subscriber or digital trunk connected to the 
switch [30]. 
 
     Figure 3: Siemens EWSD top level architecture    
     (Source: Jalali, PTC [24]) 
     Figure 3 shows the top level block diagram of the Siemens EWSD system; 
other manufacturers may adopt different partitions but the fundamental 
functions are always the same. This summary of a typical system level 
 
DLU:  Digital Line 
Unit 
LTG:  Line Trunk 
Group 
SN: Switching 
Network 
CCNC: Common 
Channel 
Network 
Control 
CP: Coordination 
Processor 
SDC: Secondary 
Digital 
Carrier 
(8MHz) 
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architecture is included by way of background information in order to 
contexualise the work contained in the submitted material.   
Telecommunications Market Development 
As the overseas demand for increased telephone services grew, the switching 
products available to address the demand required localisation. Although 
international standards agreed and disseminated by the ITU governed the 
interoperability of telecoms networks at a national and international level [20], 
primarily through class 5 International exchanges, this standardisation did not 
apply to the local access network, dominated by the wire plant and connection 
boxes between the subscriber premises and the central office (exchange) 
locations [31]. Given that up to 50% of the capital costs for a telecom operator is 
associated with outdoor wire and cable plant, it was important that any central 
office switching product was compatible with this legacy of subscriber loops and 
end terminal equipment (telephone instruments) with the minimum of changes. 
As each telecom operating authority characterised their line installations 
differently depending on the mean or median deployment characteristics 
comprising underground cable, aerial cables, loop length, bridge taps3, and 
terminating impedance of the customer terminal, switch manufacturers required 
an easy method of localisation. In the case of subscriber lines, localisation is 
determined by a dedicated subscriber circuit known as the Subscriber Line 
Interface Circuit (SLIC) responsible for connecting the analogue switch line 
cards, via the Central Office Main Distribution Frame4, to the external subscriber 
wire plant; principally the 2-wire subscriber loop running from the Central Office 
(exchange) location to the subscriber premises [32]. 
As export sales increased with the development of emerging economies such as 
China, India, Brazil, and also network upgrading and conversion to digital in the 
developed world, there was a need by the manufacturers to have software 
configurable personalisation of a switch via firmware at installation and 
                                         
3 A bridge tap is a technique used by telephone operators to deliver service by tapping into a line 
running by a subscriber premise. The line doesn't connect to another premise, but it may terminate 
in an open circuit some distance away. Due to this, signals can bounce up and down the line 
interfering with the send or receive signals to/ from the customer equipment. Old subscriber lines 
may have up to 10 bridged taps still connected. 
4 The Main Distribution Frame (MDF) terminates all external subscriber and trunk cables into a 
Central Office (Exchange) Building. Primary voltage protection is installed on the MDF before 
connection to the electronic switching apparatus within the building.  
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commissioning. Due to technology limitations, the approach available to 
manufacturers of the day was the creation of custom line interface circuit 
boards (linecards) on a per market basis. These dedicated SLIC designs were 
expensive to develop and costly to hold in inventory for the manufacturer and 
operator.  With the advent of greater level of integration and programmability, 
and the introduction of high voltage IC processes capable of operation up to 70V 
and therefore capable of being powered directly from the -48V Central Office 
(Exchange) common battery [33], switch manufacturers tasked their 
semiconductor suppliers to incorporate greater programmability into their line 
card solutions to enable market personalisation and feature enhancement.  
The work contained in Theme 1 of this thesis discusses the author’s contribution 
to the evolution of the Subscriber Line Interface Circuit (SLIC) from a simple 
passive transformer circuit addressing a single market, to a highly programmable 
system level component capable of addressing all global markets via software 
/firmware control.  
The basic functions of a Subscriber Line Interface Circuit 
The first requirement of an electronic solution is to be backwards compatible 
with existing cable plant and customer equipment. Much of the subscriber loop 
telephone cabling in the US and Europe can be up to 100 years old and was the 
largest business asset of the operators. The cost of repairing and maintaining the 
physical cabling between customer’s premises and central office locations 
dwarfs the costs of both the customer equipment (telephones) and the central 
office equipment. Any ‘upgrading’ of a switch installation within a network must 
be capable of attachment and operation over the installed equipment and 
infrastructure cabling. 
A Subscriber Line Interface Circuit (SLIC) must perform several functions 
simultaneously over a single pair of wires, of indeterminate length and unknown 
quality or characteristics. The interface circuit must provide DC power, 
signalling, and duplex communication over a single pair of balanced subscriber 
wires.  This functionality is conveniently summarised into the so called 
‘BORSCHT’ functions summarised in Table 2 [34]. 
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 Function Description 
B Battery 
The SLIC is responsible for providing and managing power to the 
telephone instrument over a loop length ranging from 0 ohms 
(telephone is adjacent the Central Office) to approximately 
2000 ohms loop (although exceptional cases can extend to 3000 
ohms) 
O Overvoltage 
The SLIC must protect the central office equipment and 
personnel from lightning strikes onto overhead cables, and 
power cross (mains contact) up to 600Vrms. 
R Ringing The SLIC must provide a ringing signal (e.g. 20Hz at 95Vrms + 48Volt Battery) to subscriber equipment 
S Supervision Detect on/off-hook condition, dial pulse replication, ring trip detection and other specialised signalling functions 
C Coding  The coding and decoding of digital speech information into PCM format according to ITU standard G.711 [35] 
H Hybrid 
Conversion of 2->4 Wire and 4W-2 Wire to separate the Transmit 
(Tx) and Receive (Rx) analogue signals on the subscriber loop. It 
must also define the 2 wire termination impedance.  
T Test 
Provide capability to undertake line testing of both the 
subscriber line and equipment, and loopback testing of the 
Interface circuit itself.  
Table 2: BORSCHT Summary           
(Source: Author & [34]) 
Traditional Line interface circuits were implemented using large iron core 
transformers but in later generation of switches, these were reduced in size by 
using modern ceramic transformers materials combined with flux cancellation 
techniques. A schematic of a typical transformer based SLIC using flux 
cancellation from a Nortel DMS100 switch is shown in Figure 4 [36]. 
 
Figure 4: Nortel DMS 100 Line Circuit    
 (Source: Terry et al. [36]) 
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Although simple in realisation, the flexibility of such solutions was severely 
limited. Additionally, for a large telephone switch, the PCB real estate occupied 
by these SLICs was large and the power dissipation within the system was 
dominated by the SLIC circuits and associated power supplies. However, through 
decades of optimisation in the development of electro-mechanical switches, the 
performance of transformer based SLICs was very good and presented a 
considerable design challenge to the electronic replacements, particularly in 
their ability to withstand and protect against high voltage and longitudinal 
balance5 due to subscriber line faults [37], [38].  
A simplified block diagram illustrating the main functional blocks of a generic 
SLIC circuit is shown in Figure 5 and the challenges and complexities of realising 
these functions in electronics are described in the submissions presented under 
theme 1. An example of a discrete SLIC Analog Subscriber Line Card is shown in 
Figure 6 demonstrating the complexity and density challenges for a modern 
telephone switch. 
 
Figure 5: Conceptual functional blocks of a Subscriber Line Circuit      
 (Source: Author) 
These electronic SLICs, and the semiconductor devices and switch products 
which resulted, enabled the rapid rise in telecommunications voice traffic.  
However, a new demand was being placed on the network; it was now required 
                                         
5 Longitudinal balance is a specialised measurement associated with telecom subscriber line 
equipment and is a measurement of the equipment’s ability to terminate a common mode 
(transverse) signal effectively such that it does not generate a differential (metallic) signal into the 
audio channel. Full details of the test method can be found in in the IEEE-455 standard [59]. 
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to handle data from Modems proliferating due to the emerging internet 
connectivity. It was the drive for high speed modems, combined with the 
development of xDSL technologies which directly competed with, and eventually 
defeated, the short lived digital access technology promoted via the Integrated 
Services Digital Network (ISDN)6.  
 
Figure 6: A 16 channel Analog Subscriber Line Card                 
 (Source: RUN-DLJ TELECOM  [39] ) 
The Internet age and packet based communications.  
In the mid 1990’s a new method of communications appeared; Ethernet, which 
initially threatened the Telecom operators and then overtook them. The 
phenomenal growth of the Internet in mid-to-late 1990s quickly changed the 
telecom landscape. As the Internet Protocol (IP) became widely adopted, the 
importance of multi-protocol switching & routing declined in which the telecom 
giants had invested heavily. The fundamental challenge to the telecom 
operators occurred on two fronts. Firstly the quality and reliability standards 
applied to telecom switches were extremely high (99.999% or ‘five 9s’), and 
equipment had a design lifetime of 25 years of continuous operation. 
Anecdotally, the Failure in Time (FIT) [40] rate of the TP 3210 described in 
submission II was ~33; that is 33 failures in 1 billion device-hours operation; 
equivalent to 33 line faults in a 11,500 line switch after 10 years of continuous 
                                         
6 Although ISDN customer terminals failed to be adopted by the end users, primarily because the 
connection speed improvements were marginal over the best analogue modems (64kb/s vs 
56kb/s), the digitisation of the core networks and conversion from PDH to SDH delivered many 
benefits into the core network. 
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operation assuming no maintenance.  However this level of quality and reliability 
is expensive, and because telecom operators insisted on 99.999% equipment 
availability both in operating procedures and component design, this placed 
financial burdens on the equipment suppliers which were not required by 
datacom equipment suppliers.  
The second challenge was based on the fundamental difference between the 
approaches used for message delivery between data-communications and 
telecommunications. In telecommunications, the network is based on 
‘connection based’ protocols; requiring a dedicated circuit to be established 
between the transmitting and receiving parties of a telephone conversation, 
indeed 2 circuits are required, one in each direction. Irrespective of whether 
either party is communicating (speaking), the circuit remains established (and 
billed) until the call is terminated; the resources are reserved for the call’s 
duration. Such a connection also means that the quality of the connection is 
guaranteed (usually 64kb/s) in both directions.  A more full comparison between 
the different classes of networks is described by Perros [41] and illustrated in 
Figure 7. 
 
Figure 7: Classification of Communications Networks  
 (Source: Perros) [41] 
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In datacoms, ‘packet based’ protocols are used (e.g. IP), where the information 
from the sender is packetised, labelled with the source and destination address, 
and sent into the network. If either end has no data to send, no packets are 
sent. If we restrict the comparison to speech communications, this means that 
the channel in one direction or the other is ‘silent’ for over 60% of the time [42]. 
In the case of connection based protocols this unused capacity is wasted, 
whereas in a datacom network, it can be used to carry other traffic thus 
increasing the utilisation of valuable resources. However, in a packet based 
system, the transfer of data packets from one end to the other is based on a 
‘best efforts’ basis which can impact quality; the most apparent manifestation 
of this quality variation is experienced using VoIP systems such as Skype™.  
The battle between datacoms and telecoms culminated in a technology crash; 
the dot-com bubble of 1997 – 2000 and subsequent collapse in 2001 [43]. This 
was driven by investment in new internet companies and away from traditional, 
capital intensive communications companies. It saw the rise of new technology 
giants such as Cisco Systems but also the fall of traditional telecom equipment 
suppliers such as Nortel Networks who tried (and failed) to incorporate IP 
network products (Bay Networks) into their product portfolio. In 2001, Nortel 
Networks were forced to lay off over two-thirds of its staff (60,000 people) and 
write down $16Bn [44].  
Optical Access 
The dot-com bubble was a wake-up call for the telecom operators and 
equipment providers who both immediately began to modify their SDH based 
core networks to transport packet data (IP). At the same time, the rise and rise 
of the mobile phone was significantly impacting their operator’s voice call 
revenue which was constraining free cash to further upgrade the networks. 
However, the demand for domestic broadband was growing and although the 
xDSL [45] solutions were being deployed, investigations into optical network 
access were being considered.  Although Passive Optical Networks (PONs) [46] 
were deployed on a test basis, the limitations these imposed on network 
architectures were significant. Point-to-point offered improved technical 
performance but had increased infrastructure costs. Much of this cost stemmed 
from the costs of the optical components themselves and the patent submitted 
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as submission X is an approach invented by the author for the Intel Corporation 
as a lower cost alternative in developing optical access technology. The 
innovation was developed within a project in conjunction with British Telecom 
and the BBC to demonstrate 10Gbps point-point access technology using low cost 
network termination equipment built using new production techniques.  
The Wireless age 
Although W-LAN or Wi-Fi was established via the Wi-Fi Alliance in 1999 [47], the 
technology did not achieve mass adoption until ~2005, in part due to the $250M 
marketing push worldwide by the Intel Corporation of its Centrino branded 
chipset for wireless enabled laptops. However, the popularity of Wi-Fi rapidly 
revealed its short comings due to the limited bandwidth available.  A new 
wireless standard based on Ultra-WideBand (UWB) communications was emerging 
as a complementary solution to Wi-Fi for in-room, very high data rate 
applications such as streaming video. The physical layer of this system operated 
at very low power (-41dBm/MHz) across a very wide band (3.1 – 10.6GHz) and 
was capable of providing up to 480Mbps end to end data bandwidth. In addition 
to the higher bandwidth, the industry led WiMedia Alliance created a new Media 
Access Controller (MAC) which was a considerable improvement on the original 
WiFi MAC, enabling channel reservation over the air interface. This effectively 
enabled connection based links to be established over a packet based system 
providing guaranteed Quality of Service (QoS) for time critical applications while 
also offering ‘best efforts’ service over the remainder of the channel.  
Unfortunately, the technical aspects of UWB proved too great a hurdle to realise 
the full benefits while delivering significant bandwidth over sufficient range and 
was overtaken by the WiFi community who had developed improved speeds via 
802.11n [48]. Due to market failure, the WiMedia Alliance activities ceased in 
2004 although the bandwidth reservation feature has been adopted by a new, 
emerging 60GHz standard [49]. 
The following submissions present some of the innovations developed by the 
author and colleagues in the field of communications from early subscriber line 
access devices through to the development and application of the latest wireless 
technologies. Although technological advances such as power efficient DSP 
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processors have enabled these features to be realised using new methods, at the 
time of invention, many of these features were considered world leading and 
demonstrated the very best capabilities of analogue circuit and system design. 
The Published Work 
The published work presented here represents over 28 years of activity in the 
definition, creation, and productisation of communication products related to 
network access whether that be wired, wireless, or optical connections. Due to 
the period over which these developments took place, the majority of the 
original development material is unavailable to the author as it is confidential 
and owned by various companies. However, via the publication process of 
inventions disclosed and examined by patent offices, much of the major 
invention and innovation has been captured via granted and published patents.   
The first Theme is associated with ‘Analogue Subscriber Line Interface 
Circuit(SLIC) Access Technology’ and covers a period of approximately 15 years 
in National Semiconductor’s Telecom Products division.  The group’s focus until 
1998 was the high volume application associated with subscriber line access and 
the author led much of the development over this time. The specific area of 
expertise was in analogue circuit and system design, primarily using bipolar 
technology capable of withstanding the high voltages required for that 
application, and also in developing the complex analogue systems for use in the 
same application.  
The second theme ‘Optical Access Technology’, covers a career developing 
products for data communications, predominantly Ethernet technology running 
over standard copper twisted cable (e.g. CAT 5)7. These activities started in 
1998 with Level One Communications based in Sacramento, California, USA 
focusing on physical Layer 1 of the ISO stack [50] Ethernet transceivers for 
10/100Mbit/s, eventually extending to 1Gbit/s. The company was acquired in 
1999 by the Intel Corporation just prior to the bursting of the dot-com 
investment bubble. In the higher rate Ethernet physical layer specifications 
                                         
7 ‘CAT 5’ or Category 5 cable is the standard configuration of 4 pairs of unshielded twisted pair 
cable used for structured wiring for data connections in office or factory buildings. The 
specifications were originally defined in in the standard TIA/EIA-568-A [78]. 
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(under IEEE 802.3ae) there is provision for fibre links running up to 10Gbits/s. 
The work (and patent) listed under this piece of work built on several years of 
detailed work in data communications, an in-depth understanding of service 
delivery and topology of the existing subscriber loop plant serving consumers (via 
previous SLIC experience), and the technical trade-offs between Passive Optical 
Networks (PONs) and point-to-point configurations.  The patent develops an idea 
for a network optical access unit in the subscriber’s premises capable of 
delivering 10Gbits/s but realised in a very cost effective manner, addressing 
some of the key cost roadblocks associated with the mass production of optical 
technologies at the time.  
The third theme ‘Wireless network access technologies’ discusses a 
development project for an RF Front end device and antenna for a new wireless 
technology, Ultra WideBand (UWB)  wireless, using a 7.5GHz section of spectrum 
extending from 3.1GHz to 10.6GHz to deliver short range (<7m), high bandwidth, 
next generation wireless connectivity for businesses and consumers [51]. The 
commercial drive for this technology was as a replacement to the existing Wi-Fi 
technology by populating homes or work places with high density wireless access 
points to deliver up to 480Mbps of data coupled with a guaranteed quality of 
service. The particular invention describes a modification of the UWB standard 
to deliver 2.7Gbps along with the design of a compatible antenna.  
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Theme 1: Analogue Subscriber Line Interface 
Circuit Access Technology’ 
The submissions presented under theme 1 are all associated with the realisation 
of advanced analogue line interface circuits for connecting to the external 
subscriber lines between the central office (exchange) and the subscriber’s 
premises.  The challenge posed to the designer was to deliver a solution which 
offered the equipment supplier increased flexibility and functionality while 
delivering transmission performance which exceeded the existing, transformer 
based solutions.  Additionally, the power consumption and cost of the new 
solution should also compare favourably with the transformer (particularly 
difficult when competing with a passive component).  
Submission I  Patent No. US 5,598,467: 
Title: Signal Interface Circuit with Selectable Signal Interface 
Parameters.  
Inventors:  Duncan J Bremner, Lochwinnoch, Scotland 
Roger K Benton, Edinburgh, Scotland 
James B Wieser; Pleasanton, Calif. USA 
Assignee:  National Semiconductor Corporation, Calif. USA. 
Filed:  Dec 9, 1994 
This particular invention was critical in developing an electronic SLIC capable of 
synthesising complex (R+ R||C) 2-wire8 termination impedances for the subscriber 
loop. Although originally, telecom networks were based on a 600Ω line 
impedance [52], in many countries this has been replaced by a complex 
impedance of the form (R1 + R2||C) to better match the characteristic line 
impedance. A typical example of this was the UK 2-wire impedance of 370Ω + 
620 Ω ||310nF; other examples of complex 2-wire terminations can be found in 
Q.552 [53] a copy of which is shown in Table 3 below. 
                                         
8  In telecommunication networks, the 2-wire interface is the twisted pair (carrying duplex 
information) between the subscriber and the Central Office (Exchange) where it is converted 
(separated) into transmit and receive information for transmission through the core network. 
This avoids multiple impedance mismatches which would cause reflections and voice channel 
degradation 
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National Network Rs (Ohms) Rp (Ohms) Cp (Farads) 
Austria, FRG 220 820 115n 
BT 300 1000 220n 
NTT 600 infinity 1µ 
USA 900 infinity 2.16 µ 
ETSI 270 750 150n 
 
 
 
The test network and the component values represent a configuration that exhibits 
the required exchange impedance. It need not necessarily correspond to any 
actual network provided in the exchange interface. 
Table 3: 2-Wire termination Impedances    
(Source: ITU Q.552) [53] 
In order to appreciate the challenge of realising such complex terminating 
impedances accurately, first a simple circuit analysis must be performed 
according to the conceptual schematic shown in Figure 8. 
 
Figure 8: Simplified Conceptual Schematic 
Source: Author 
The diagram shows the AC Thevinin equivalent circuit of the transmission paths 
between 2-wire subscriber terminal interface (normally a telephone) and the 2-wire 
subscriber loop interface of a Central Office (exchange). Although the requirement 
of the impedance is to define return loss, it can be shown that this terminating 
impedance dominates the transmission characteristics. 
V’rx ZL Z2W 
Vrx Vtx 
V’tx 
Central Office Subscriber Terminal 
Rs 
Rp 
Cp 
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Return Loss:  𝑅𝑅𝑅𝑅 = 20 𝑙𝑙𝑙𝑙𝑙𝑙 ��𝑍𝑍2𝑊𝑊−𝑍𝑍𝐿𝐿
𝑍𝑍2𝑊𝑊+𝑍𝑍𝐿𝐿
��    (1) 
Receive Gain: 
?́?𝑣𝑟𝑟𝑟𝑟
𝑣𝑣𝑟𝑟𝑟𝑟
= � 𝑍𝑍𝐿𝐿
𝑍𝑍2𝑊𝑊+𝑍𝑍𝐿𝐿
�     (2) 
Transmit Gain: 
?́?𝑣𝑡𝑡𝑟𝑟
𝑣𝑣𝑡𝑡𝑟𝑟
= � 𝑍𝑍2𝑊𝑊
𝑍𝑍2𝑊𝑊+𝑍𝑍𝐿𝐿
�     (3) 
Note: Only Vrx or Vtx signals are present at any one time; hybrid cancellation in both the 
subscriber equipment and the CO equipment remove the un-wanted signal (not shown in 
simplified diagram). The impact of these through the system feedback mechanisms mean 
the above parameters are not impacted.   
By inspection, it can be seen that the respective values of the 2-wire 
termination impedance of the SLIC (Z2W) in conjunction with the test 
impedance (ZL) will directly influence the frequency response. The accuracy of 
this termination impedance is critical as the loss vs frequency (inverse of 
frequency response) performance of the SLIC is very tightly controlled via 
specification. The specifications vary according to administration but a typical 
requirement and that defined by the ITU [53] demands frequency response 
accuracy within the speech pass band of 300-3400Hz of +0.3dB, -0.35dB as 
illustrated in Figure 9. The red line shows a typical response curve of products 
meeting this requirement. In order to meet the gain specification across all 
operating conditions, a Return Loss >56dB (~+/-2.9% matching) is required. 
 
Figure 9: Subscriber interface Loss vs. Frequency      
 (Source: ITU Q552) [53] 
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If the synthesis of the termination impedance is now translated into an 
electronic SLIC, realisation of simple resistive termination impedances (say 
900Ω) is relatively straightforward as it relies on an external resistive 
component and on-chip matching. This can be implemented if the SLIC system 
level schematic is realised by driving current into the load and sensing the 
voltage appearing across that load [54] and using that information to control the 
current drive via feedback. (The corollary of driving voltage and sensing current 
also works [55]). By driving current/sensing voltage or vice versa this exploits 
silicon’s capability for precision on-chip matching, but poor absolute realisation. 
The technology was certainly not capable of delivering the accuracy of +/- 
0.25dB (approximately +/- 2.5%) required by the application. A full discussion is 
contained in the submission, however a simplified, single ended analysis of the 
AC termination circuit as realised on the actual electronic SLIC is shown in Figure 
10. 
 
Figure 10: Simplified, single ended Impedance synthesis  
(Source: Author) 
Defining highly accurate current amplifiers (Ai) and voltage amplifiers (Atr, Aac) 
using integrated, matched resistors is well understood but, in order to 
accurately define a resistive 2-wire termination impedance, an off-chip 
component ‘R_term’ must be used between the output signal of the ‘Aac’ 
voltage amplifier and the virtual earth input port of the ‘Ai’ current amplifier. In 
the case of a simple resistive termination this is possible using a single high 
accuracy component. If a typical example of a 2-wire impedance of 900Ω is 
required, based on the block gains in the diagram, this corresponds to a value of 
R_term = 118.8 kΩ. 
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𝛿𝛿𝑖𝑖𝐿𝐿
𝛿𝛿𝑣𝑣𝑙𝑙
= 1
𝑍𝑍𝑖𝑖𝑖𝑖
= �𝐴𝐴𝑖𝑖∗𝐴𝐴𝑡𝑡𝑟𝑟∗𝐴𝐴𝑎𝑎𝑎𝑎
𝑅𝑅𝑡𝑡𝑡𝑡𝑟𝑟𝑡𝑡
�      (4) 
Where: IL, VL are the small signal (ac) changes in line current and voltage, Ai, Atr, Aac are 
the block gains in the system.  
This architecture approach is adequate and is used by several solutions to 
synthesise a resistive 2-wire impedance. However if the operation of the circuit 
is examined in response to a receive signal current (right to left) being injected 
into the same virtual earth input connection of Ai, it can be seen by inspection 
that R_rx will directly impact the level appearing on the 2-wire (left) side and 
for a fixed v_rx input level, the magnitude of R_rx impedance will define the 
receive gain of the circuit. In a simple resistively terminated circuit any 
mismatch of the R_rx and R_term will result in a simple gain error.  
However if the desired termination impedance must be complex, such as those 
defined in ITU-T Q552 or [56], the approach defined in Figure 10 gives rise to 
difficult component matching issues.  In order to maintain the transmission 
accuracies defined in the specification, both R_rx and R_term must be with 
precisely matched networks of the same form and order as the required 
termination impedance requiring 2 precisely selected (i.e. expensive) impedance 
networks both in absolute terms and matching. 
However, by modifying the overall system architecture to place the terminating 
impedance in the forward path (i.e. such that the receive signal, v_rx and the 
line derived feedback signal, v_tx both pass through the same network), this 
single complex network defines both the 2-wire impedance and receiver transfer 
functions. This innovation uses a single network to define both parameters 
eliminating cost and variability in the application. A simplified diagram of the 
modified system schematic as incorporated in submission I is shown in Figure 11.  
The key to this invention and the important innovation was a modification of the 
forward transfer function of the system such that the voltage to current 
conversion formerly undertaken via R-term and R_rx into the virtual earth input 
has been combined into a single circuit block with a single equivalent circuit to 
R-term which has the same effect on both the feedback signal from Atr, Aac, 
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and the forward signal Vrx. Furthermore, these inputs can now be changed into 
voltage inputs as the voltage to current conversion has now been incorporated 
into a single, albeit more complicated, voltage to current (Gm) converter.  The 
result of this is the elimination of any relative frequency distortion between the 
v_rx and v_tx signals and the 2-wire impedance as all 2 parameters on are 
defined by the same complex network. 
 
Figure 11: System Diagram of Complex Impedance synthesis   
(Source: Patent US 5,598,467) 
This system level invention was vital in capturing emerging markets such as 
China who had adopted complex termination networks. The first product using 
this invention, the TP 3219 SLIM™ is shown in the Figure 12. Although the 
TP3219™ datasheet (in Chinese) is no longer available, the closely related 
product TP3210 SLIM™ is presented as submission II. The test specifications 
contained in submission 2 illustrate the complexity and accuracy demanded of 
such components.  
The author’s contribution to this work was in defining the application 
requirements of the system, researching and defining the accuracy of the 
complex termination network, and performing the system analysis on the design 
of the high voltage, line sense circuit blocks of the systems (23, 28, 32, 17, 11, 
18, 19, 22, 20 and 13 in Figure 11). These blocks required an accuracy exceeding 
+/- 0.5% in a very challenging environment over an extended lifetime. While the 
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patent discusses some of the specific circuit design techniques employed on the 
device, the underlying system modification is the most valuable and novel.   
Since grant in 1997, this patent has been referenced by 9 subsequent patents, all 
associated with line impedance matching applications by organisations such as 
IBM, LM Ericsson, Nokia, and Agilent Technologies. The most recent citations: US 
8,611,385 (2013) by LSI Corporation, and US 7,957,522 (2011) by Winbond 
Electronics Corporation attest to its continued relevance. 
 
Figure 12: TP3219 SLIM™ Subscriber Module 
(Source: Author) 
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Submission II Book Extract: Datasheet: TP3210; pp 143 - 162  
Title: TP3210 SLIM™ Subscriber Line Interface Module; Preliminary 
Datasheet; pp 143-162; National Semiconductor 
Telecommunications Products Databook; 1995 
 
Authors:  Duncan J Bremner, Lochwinnoch, Scotland; 
Roger K Benton, Edinburgh, Scotland 
James B Wieser; Pleasanton, Calif. USA 
 
Submission II is the preliminary datasheet for the TP3210 SLIM™ device included 
in the 1995 telecom products databook from National Semiconductor.  
Functionally, the operation of the device and the specifications were identical 
to the production product; company policy required parts remained 
‘PRELIMINARY’ until formal production release was complete.   
The release of the TP3210 SLIM™ into the market place was the first fully 
integrated, single component solution available capable of meeting the very 
rigorous Bellcore specifications [3] for the US market, in particular the very 
challenging longitudinal balance requirements. This requirement arises due to 
the preponderance of long lines in the USA where, in rural regions [57], aerial 
telephone subscriber lines run for many miles on the same poles as power utility 
services to save cost. This resulted in the subscriber line being exposed to 60Hz 
mains interference levels as high as 20mArms appearing as a common mode 
signal on the subscriber lines due to induction. In practice this level of 
interference is manageable due to the balanced nature of the subscriber lines 
resulting in both the ‘Tip(A)’ and ‘Ring(B)’9 wires being exposed to the same 
common mode interference, but due to identical interference conditions,  very 
little differential component resulted.  
In the case of the original transformer based SLICs, shown previously in Figure 4, 
the method of construction resulted in highly effective flux cancellation of 
common mode induced interference signals while simultaneously presenting a 
low impedance to battery ground for these signals. Subject to the quality of 
                                         
9 Tip, Ring, Sleeve (TRS) connectors were the standard connector used in the telecommunications 
industry. ‘Tip’ was the end of the jack plug and usually the most positive terminal, ‘Ring’ was the 
second connection of the jack plug and usually the most negative potential, and sleeve was the 
ground connection. See [79] for further details. 
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manufacture, transformer SLICs could deliver 60dB longitudinal balance while 
simultaneously presenting as defined terminating impedance to longitudinal 
signals [58]. However  in the case of electronic SLICs, and the necessity for real 
resistors to define the transmission performance, the challenge to deliver 
adequate longitudinal balance performance while protecting the device against 
damaging fault currents became acute. 
On reaching the SLIC at the Central Office (Exchange), it was imperative that 
the line terminating interface circuit presented ‘identical’ impedances to earth 
to both the Tip(A) and Ring(B) legs. This requires that the circuit blocks 
connected to each leg are matched to a very high degree.  In the USA, the 
specifications for ‘Longitudinal Balance’ (defined by the telecom standards body 
Bellcore via specification TR-TSY-000057 and now superseded by GR-507 [56]) 
required longitudinal rejection greater than 60dB. This corresponds to each leg 
of the interface circuit presenting an identical impedance to ground (better than 
+/- 0.1%) in order to meet the standard. The test circuit of Figure 13 shows the 
test setup requiring for any longitudinal signal ‘Vs’ up to a longitudinal current 
of 20mA rms per leg (Tip and Ring), balance must be maintained. 
 
Figure 13: Longitudinal Balance test circuit as per IEEE method     
(Source: IEEE 455) [59] 
In order to meet the required matching needed to deliver a longitudinal balance 
performance exceeding 60dB as required by the US, two fundamental 
approaches can be adopted. The first is to synthesise or otherwise realise a low 
common mode impedance to ground from both Tip and Ring terminals. As the 
test circuit in Figure 13 illustrates, this would meet the requirement. By way of 
Z1 = Z2 =368Ω  
(+/- 0.016Ω) 
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example, let the common mode impedance on both tip and ring to ground be Rt, 
Rr. 
Then  𝑣𝑣𝑡𝑡𝑖𝑖𝑡𝑡 = 𝑣𝑣𝑠𝑠 ∗ � 𝑅𝑅𝑡𝑡𝑍𝑍1+𝑅𝑅𝑡𝑡�     𝑎𝑎𝑎𝑎𝑎𝑎   𝑣𝑣𝑟𝑟𝑖𝑖𝑟𝑟𝑟𝑟 = 𝑣𝑣𝑠𝑠 ∗ � 𝑅𝑅𝑟𝑟𝑍𝑍2+𝑅𝑅𝑟𝑟�    (5) 
and since 𝑣𝑣𝑚𝑚 = 𝑣𝑣𝑡𝑡𝑖𝑖𝑡𝑡 − 𝑣𝑣𝑟𝑟𝑖𝑖𝑟𝑟𝑟𝑟 then 𝑣𝑣𝑚𝑚 = 𝑣𝑣𝑠𝑠 ∗ �� 𝑅𝑅𝑡𝑡𝑍𝑍1+𝑅𝑅𝑡𝑡� − � 𝑅𝑅𝑟𝑟𝑍𝑍2+𝑅𝑅𝑟𝑟�� (6) 
and Z1 == Z2,   and assuming Z1, Z2 >> Rt, Rr    then 
Longitudinal Balance, 𝑅𝑅 = 20 𝑙𝑙𝑙𝑙𝑙𝑙 � 𝑣𝑣𝑠𝑠
𝑣𝑣𝑡𝑡
� ≅ 20 log ��𝑍𝑍1+�𝑅𝑅𝑡𝑡+𝑅𝑅𝑟𝑟2 �(𝑅𝑅𝑡𝑡−𝑅𝑅𝑟𝑟) ��   (7) 
Selecting a range of Rt, Rr mean values for a given mismatch (Rt:Rr), the 
effective longitudinal balance ‘L’ can be calculated as shown in Table 4. 
Mean Rt, Rr (Ω) Matching Rt : Rr L (dB) 
10 10 % 51.5 
10 1.0 % 71.3 
20 10 % 45.8 
20 1.0 % 65.6 
100 10 % 33.4 
100 1.0 % 51.5 
100 0.50 % 59.4 
150 1.0 % 50.7 
150 0.25% 62.8 
Table 4 : Longitudinal Balance vs. common mode impedance 
According to the longitudinal balance specification [56], ‘L’ must exceed 60dB, 
however this would limit the Tip->Ground, Ring-> Ground impedance to less than 
20Ω with a ~1% matching requirement. However, the current injection during 
fault conditions could then damage the SLIC device or the linecard.  
Referring to Figure 14, the system level realisation of the innovative solution can 
be explained. During the presence of longitudinal interference signals appearing 
equally (due to the balanced nature of the interference) on Tip and Ring 
terminals, the SLIC circuit must present an equal impedance on each line to 
ground. As the circuit is completely symmetrical {Ai(Tip) == Ai(Ring)}, and as 
there is no differential signal, the 1/Gm differential block only provides a DC 
voltage reference,  the impedance via the control loop can be calculated thus: 
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𝜕𝜕𝑣𝑣
𝜕𝜕𝑖𝑖
= 1
𝐴𝐴𝑖𝑖∗𝐴𝐴𝑎𝑎𝑡𝑡
= 150Ω       (8) 
If Ai = 5mA/V, and Acm = 1.33, and the effect of the 250kΩ sensing resistors is 
ignored, the synthesised common mode impedance is 150Ω per leg (Tip and 
Ring). In this case, if the sum of the external protection resistors (100Ω), plus 
the internal series resistance (50Ω per leg in TP3210 family), this means the line 
drive amplifiers ‘Ai’ do not require additional voltage headroom for the output 
stages. That is to say, in the presence of a 20mA rms longitudinal interference 
signal per leg (Tip, Ring), to a first order approximation, the amplifier output 
stages can be biased to operate much closer to the supply voltage thus reducing 
power dissipation. 
Within the TP3210 family, this new and novel approach was taken to enable the 
use of high value (100Ω), loose tolerance (20%) series protection resistors while 
maintaining excellent balance longitudinal performance. This common mode 
control loop ensured the protection components did not impact any of the 
critical transmission characteristics.  A more detailed explanation of how this 
performance was achieved is contained in submission IX. 
The detailed datasheet submitted as submission II will gives a good insight into 
the complexity and performance accuracy required of an electronic SLIC 
Ai= 
5mA/V 
Ai = 
5ma/V 
1/Gm 
Acm 
X1.33 
- 
+ 
- 
+ 
150Ω 
150Ω 
25
0K
 
25
0K
 
Tip 
Ring 
Figure 14 Common Mode Control Loop 
Source: Author 
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product. A further application brief [60] gives a short overview of the benefits 
and features of the SLIM programme to switch manufacturers.  
The author’s responsibility and contribution focused on the high voltage, line 
interface aspects including the realisation of the High Voltage electronic circuit 
blocks which connected to the subscriber line. The challenges and novelty in this 
work was creating and developing a product to meet the challenging Telcordia 
[56] specifications. The TP3210 was the first electronic SLIC to meet the 
extremely challenging longitudinal balance specifications while using high value 
(100Ω) protection resistors. This innovative approach supported the adoption 
and modification of the device for several overseas markets.  
 
Submission  III Patent No. US 5,973,516: 
Title: Transient signal Detector with Temporal Hysteresis 
Inventors:  Duncan J Bremner, Lochwinnoch, Scotland; 
Ray Allen Reed, San Jose, Calif.  USA 
Assignee:  National Semiconductor Corporation, Calif. USA. 
Filed:  Aug 28, 1998 
Submission III is a patent granted for the invention of a system level solution to 
address the problem of improving a SLIC products response to signalling 
information while still meeting transmission requirements. This development 
was part of the next generation solution to the TP3210 SLIM™ and incorporated 
significantly more user flexibility (hence design complexity) to meet the 
demands of the global market.  
Table 2 summarises the functional requirements of a SLIC, one of which is 
supervision.  In a conventional POTS telephone system operating over a normal 
subscriber loop, there are a limited number of methods for signalling 
information over the loop between the Central Office (Exchange) and the 
subscriber. The most common signalling method (prior to DTMF dialling) [61] is 
loop disconnect [62] used for generating dial pulses, subscriber going off-hook 
(initiating or answering a call), or subscriber on-hook (normal ‘standby’ mode or 
call termination). In addition to the on/off hook states, interruption of the loop 
current was, and still is used by rotary dial telephones to signal to the Central 
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Office (Exchange), the dial pulses corresponding to the digits of a far end 
(called) party.  A traditional rotary dial makes/breaks the line current in 
synchronisation with the dial rotation and at a rate normally around 10pps. Each 
Service provider has their own Dialling specifications; an example of such a 
signalling specification can be found in [63].  At the Central Office (Exchange), 
the SLIC is required to monitor these pulses and replicate these accurately in the 
time domain10 and logic level suitable for the internal logic circuits of the switch 
to interpret and decipher the information in order to connect to the called 
party.  
The challenge presented to the SLIC is the AC transmission characteristics and 
the DC power feeding characteristics loops interact during dialling. This requires 
careful compromise between the AC transmission loop, the DC battery feeding 
control, and the dial pulse signalling requirements. To ensure the AC 
transmission performance is not compromised, the DC feeding requirements 
normally have a very long time constant; in the case of electronic SLICs, usually 
less than 5Hz which is defined by a time constant. However as the repetition 
rate of dial pulses is 10Hz, the normal DC loop filter is much too slow and must 
be ‘speeded up’ by modifying the time constants in order to replicate the duty 
cycle of the signalling information. The conventional method of improving this 
performance (and used in the TP3210 SLIM™) is based around relatively simple 
level detection of the line current (i.e. that current flowing in the subscriber 
line through the subscriber equipment). By setting a comparator to be triggered 
if the DC loop current exceeds a threshold; this can be used to trigger a speed-
up circuit to reduce the DC loop time constant thus forcing the loop to replicate 
the dial pulses more accurately. 
However, due to the loop interaction and also the presence of low frequency 
ringing due to highly inductive ringers (resonance ~20Hz), it is common to see 
the line current showing ringing behaviour which passes through the thresholds 
set to detect on/off hook or dial pulses. This ringing in disconnects the ‘speed 
up’ time constant resulting in smearing of the dial pulse mark-space ratio 
                                         
10  The absolute arrival time of the first digit ‘break’ is unimportant, the repetition rate and the duty 
cycle define the specification. 
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preventing the Central Office (Exchange) logic circuits from correctly decoding 
the dialled digits. 
The important innovation in this system level invention described in submission 
III is the incorporation of a timing circuit capable of holding ‘on’ the speed up 
circuitry sufficiently long to enable the DC loop to stabilise using the ‘fast’ loop 
setting, but sufficiently slow that the AC transmission loop and the DC feeding 
loop does not cause instability (there were conditions when the SLIC had to pass 
special signalling information while transitioning from off to on-hook). 
Whereas the existing approach to triggering the speed up circuit was based on 
the detection of a DC change in line current, the approach taken in this 
invention detected the dV/dt of the instantaneous voltage on the subscriber 
line, and when this transient signal exceeded a predetermined level (either 
positive or negative), the speed up circuit was engaged. 
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Referring to Figure 15 (extracted from submission III) describes the function 
more fully. During the loop disconnect signalling, ringing transients appear on 
the subscriber line due to the interaction of the DC current feeding law, the AC 
termination impedance, and the resonant nature of the subscriber instrument 
(telephone). These transients can last up to 200ms if undamped.  The top trace 
(A) shows the effect if the transients are permitted to exist unchecked.  If a 
conventional level based detection system is used to engage the speed-up 
circuit, the period shown in trace (B) describes the drive signal to the speed-up 
circuit. As it is level based, when the signal level reduces below the threshold, 
the circuit dis-engages resulting in a residue of ringing shown in trace (C).  
However, if the rate of change of the transient triggers a timing circuit, with a 
Figure 15 Conventional versus new transient signal detector 
Source: US 5,973,516 Patent: Figure 2 
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period set to include the worst case ringing (D) to appear on the line, virtually 
all the transient energy can be removed from the line improving the system 
response.   
The innovation described was implemented into the next generation SLIC 
(TP3250).This system level invention delivered significant improvements on the 
critical parameter of Dial Pulse Distortion (DPD) enabling the system 
architecture to meet specifications suitable for the correct working of loop 
disconnect POTS services for all major global operators.  
The author’s contribution to this invention was the creation of the conceptual 
approach using transient detection combined with a time delay. The joint 
authors (Bremner & Reed) then spent considerable time modelling and 
researching the optimum thresholds and time delay. This problem is well known 
to be difficult to resolve in analogue telephony signalling. The final invention is 
a result of extensive systems analysis by both inventors using simulation, 
modelling, and laboratory experimentation. Both inventors contributed equally 
to this invention.    
Since the grant of this patent in 1999, 7 subsequent patents have referenced this 
work. The most recent references in US 6988044 (2006) / US 7,164,997 (2007) by 
Rambus Inc, and US 7,312,597 (2007) by Infineon Technologies show that the 
original work by Bremner and Reed is still relevant and is now being applied to 
fields beyond the scope of telecommunications. 
 
Submission IV Patent No. US 6,028,464: 
Title: Transient Signal Detector  
Inventors:  Duncan J Bremner, Lochwinnoch, Scotland; 
Assignee:  National Semiconductor Corporation, Calif. USA 
Filed:  Apr 1, 1998 
The invention contained in submission IV reflects the physical (circuit 
schematic) manifestation of the system innovation described in submission 3; a 
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method of detecting transients signals such as dial pulses and the schematic of 
that implementation is shown in Figure 16.  
The challenge in developing commercial silicon circuits is to optimise the area 
occupied while reducing the variability and sensitivity to process or 
environmental variations. The invention described in the submission realises a 
‘window detector’ centred about zero in a highly efficient and controllable 
manner compared with previous manifestations.  Prior art solutions realised this 
function using many more components and requiring several different 
adjustments to modify the threshold parameters. 
When considering the performance of the disclosed circuit in a SLIC application 
for detecting the transient signals described in submission 3, the benefits of this 
circuit implementation immediately become apparent.  
 
Figure 16: Schematic of Transient Signal Detector             
(Source: US 6,028,464 Patent) 
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The first benefit is the threshold voltage for both positive and negative going 
transients is defined by circuit components and to a first order, can be designed 
to be independent of absolute circuit parameters; instead being defined by the 
matching of components or currents.  
The second benefit is that all parameters can be adjusted independent of each 
other at the design stage, giving the capability to define non-symmetrical trigger 
thresholds for special applications. The conventional approach to establishing a 
threshold ‘window’ detector normally requires significant duplication of circuitry 
in order to manage the bidirectional operating envelope of the circuit. 
The circuit was re-simulated in SPICE to obtain the waveform plot in Figure 17 
which shows the response of the circuit to a slow, balanced transient ramp at 
the differential input. The top two traces show the action of the two current 
steering switches (Q25 and Q26) in the schematic, while the lower trace shows 
the current appearing at the ‘trigger out’ pin. As realised the output current is 
Q25B = n005 Q26B = n006 
~Vr+ - Vr- 
I(R5)= 
Trigger Out 
Figure 17: SPICE simulation of the circuit showing symmetrical performance 
Source: Author 
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inverted but it is obviously trivial to generate the logical inversion of this in 
subsequent circuitry.  
This circuit was re-simulated using generic SPICE models as opposed to the 
bespoke models in the original design which slightly modify the results. In either 
case, the trigger point of the circuit is defined when either:   I(Q14C) =I(Q15C) 
or I(Q18) = (Q13)  at which point one or other of the switches(S1, S2) is turned 
on.  The relationship defining the circuit characteristics as stated in the patent 
document is: 
𝑉𝑉𝑡𝑡ℎ = |((1 −𝑀𝑀) (1 + 𝑀𝑀)⁄ )| ∗ 𝐼𝐼𝑒𝑒 ∗ 𝑅𝑅𝑅𝑅 ∗ ln𝑀𝑀   (9) 
Where Vth is threshold voltage, M is the Q11:Q14 and Q12:Q13 emitter ratio, Ie is 
the tail current, and Re is the emitter degeneration resistor on the tandem long 
tailed pair(Q15,16,17,18).  
The final and most important feature of the circuit invokes the system level 
requirement to implement a hysteresis on the desired threshold voltage. In order 
to implement such a hysteresis and apply equally to both positive and negative 
detection thresholds, a simple adjustment to the bias current Ibias11 will adjust 
the threshold voltage accurately and precisely even when the circuit is 
operating. This later feature is important when implemented in the system 
feature described in submission III; threshold adjustment must be applied during 
the timed delay period in order that a non-stable regenerative situation 
(instability) does not occur.  
This invention, conceptual solution, and schematic realisation thereof is the sole 
work of the author. Since publication, the work has been cited in 7 subsequent 
patents by companies such as Agilent Technologies (US 6,556,050), Xilinx (US 
6,956,905),and most recently by Matshushita Electric (US 7,282,965) granted in 
2007.Although simple in realisation, this circuit is a good example of the analog 
designers ‘art’ in component matching and compensation to realise a stable 
design.  
 
                                         
11  Complex silicon analogue circuits such as SLIC have a central bias block responsible for the 
generation and distribution of both reference voltages and currents to all other blocks. 
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Submission V Patent No. US 5,900,771: 
Title: Capacitive Multiplier for Timing Generation 
Inventors:  Duncan J Bremner, Lochwinnoch, Scotland; 
Assignee:  National Semiconductor Corporation, Calif. USA. 
Filed:  Dec 12, 1996 
The patent submitted as submission V was developed while designing the TP3250 
SLIC product but is applicable to any electronic circuit that requires long time 
constant timing generation. The specific innovation realised by this circuit 
design is the creation of relatively long (1-10ms) time delays on-chip without 
occupying a large amount of silicon area. The particular time delay required was 
the ‘hold-on’ delay for the transient speed-up circuit described in submissions III 
and IV. The absolute accuracy (+/- 20%) would be achievable using on-chip 
components but the area required was excessive; a novel approach to generating 
long time delays using innovative circuit design was required. 
In discrete circuit design, there is frequently need for timing generation to 
realise circuit functionality. Timing delays can be generated in a variety of 
means; the most simple of which is a simple relaxation RC oscillator as shown in 
Figure 18. 
 
Figure 18: Simple RC Relaxation Oscillator   
(Source: Author) 
In more complex timing circuits a simple Schmitt trigger oscillator may be 
replaced with a saw-tooth generator using a constant current source to charge 
the capacitor which improves the linearity of the output and remove the need 
for the resistor. On silicon circuits, the area occupied by resistors and capacitors 
Fosc defined by R, C, and 
Vthreshold of Schmitt device 
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is much greater (expensive) than that of transistors and great effort is expended 
to eliminate large capacitors or resistors when implementing functions. The 
invention disclosed here is capable of generating a long time delay (of the order 
of 10ms) normally requiring a very small current and a very large capacitor to be 
used.  
One solution would be to use a saw-tooth generator based on a very small 
charging current (typically 1-10nA for 1-10ms delays), however the generation of 
a defined and very small reference current on bipolar circuits is problematic if 
the current ratio between the ‘standard’ reference current (typically 10µA) 
generated from a central bias block, and that required for circuit operation 
exceeds a ratio of 10:1.  Similarly, capacitor values exceeding approximately 
10pF occupy too large an area and would not normally be acceptable for such a 
simple timing function. Furthermore, and particularly in bipolar design, any 
input connection to a comparator device connected to the sense node at the top 
of the capacitor would draw bias current introducing an undefined ‘error’ 
current due to bias conditions further limiting the designer’s freedom. This error 
would be directly dependent on the variation in transistor gain (typically +100%, 
-50%) of any input device and introduce an excessive tolerance on the final delay 
time. 
 
Figure 19: LT SPICE simulation of Capacitive Multiplier 
Source: Author 
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In order to address the challenge of generating a low charging current a new 
circuit was developed based upon the well understood current mirror invented 
by Bob Widlar [64]. The circuit was so configured that the current ratio between 
the input and output could be connected across a charging capacitor such that 
an accurately defined charging current flowing into the capacitor was small and 
well controlled while the input level was much larger and derived from that 
distributed by the bias block. Through careful design of the current mirror, 
ratios as high as 50:1 could be attained with little degradation of the mirror 
accuracy while the output node connected to any downstream sense amplifier or 
comparator had sufficient drive such that any input bias current of such an 
amplifier did not introduce significant error in circuit operation.  
Figure 19 shows the circuit schematic of the implemented scheme alongside the 
SPICE simulated transient behaviour of the invention (Figure 20). A current ratio 
of 20:1 between the defined reference current and the capacitor charging 
current has been established in this example.  As the current ratio of the current 
mirror (comprising Q1, Q4, and Q2) is fixed and << than the β2 of the transistors 
(β = 100), any parametric variation will not significantly affect the delay. Of 
particular note on the output waveform is the small (1.0V) voltage step 
occurring at the start of the timing ramp due to the turning on of the current 
mirror (Q1, Q2) and base compensation transistor (Q4).  
Figure 20 SPICE Simulation of Circuit 
Source: Author 
V(Q2c) = Output V1 = Reset 
l 
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Although simple in concept and operation, this circuit innovation had hitherto 
been unknown for use in timing generation circuits and the patent was granted 
enabling significant savings in silicon die area compared with the conventional 
approach.  
This invention, conceptual solution, and schematic realisation thereof is the sole 
work of the author and used in the TP3250 device for timing control. Since the 
original grant of this patent, it has been cited by 7 subsequent patents, most 
recently by Upi Semiconductor Corporation in US 8,816,760 (2013) and new 
application in US 20130241635 (2014).  A brief review of the abstracts of these 
and earlier citations continues to support the underpinning innovation herein; 
the difficulty and challenge of generating large time delays or time constants 
on-chip economically. An important and relevant development of this work is 
captured in the patent US 7,323,928 (2008) where Linear Technology 
Corporation have further developed the idea to synthesise large value of 
capacitance for the compensation of Servo loops and similar circuits comprising 
AC signals.  
Submission VI Patent No. US 6,377,681: 
Title: Signal line driving circuit with self-controlled power dissipation 
Inventors:  Duncan J Bremner, Lochwinnoch, Scotland; 
Assignee:  National Semiconductor Corporation, Calif. USA. 
Filed:  Apr 1, 1998 
Much of the developments in modern telecommunications switches focused on 
size reduction of the overall footprint of the switch while providing more 
features and functionality to the telephone operating company. However, the 
power feeding requirements remained fixed according to the specifications and 
standards adopted by the operator, often dictated by the legacy equipment on 
the network. The increase in subscriber line terminations within the switch 
cabinets resulted in a higher power density on the line interface cards and 
cabinets which increased the internal operating temperature and power 
dissipation of the switch.  
The invention developed by the author to address this problem is described in 
submission VI  and demonstrates a fundamental change to the way power is 
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supplied to SLICs in order to reduce the power consumption and dissipation 
within a modern telecommunications switch. Referring to Table 2 and Figure 5 
describing the functional requirements of a SLIC; in either transformer or 
electronic based SLICs, a key challenge is limiting the power dissipation while 
feeding very short subscriber loops. In Central Office (Exchange) installations, 
power is derived from a common -48V supply provided by lead acid accumulators 
(24 x 2V each) capable of maintaining communications services for up to 8 hours 
[65]. In most modern switches, the common -48V power is converted to the 
switch operating voltages on a rack-by-rack basis; in the case for most electronic 
(non-ringing) SLIC solutions, this is between -52V and -60V DC for the high 
voltage electronic circuits attached to the subscriber loop12.  
Worst case power dissipation and consumption occurs when the switch is 
powering a majority of short subscriber loops such an a city centre location 
where line density (and real estate) is highest; therefore a method of reducing 
both power consumption and dissipation is needed to implement high density 
subscriber linecards with up to 32 channels per single PCB (measuring typically 
250mm x 300mm). Figure 21 illustrates the power dissipation reduction on the 
linecard by 3 different means (dual supply, series off-load resistor, and per line 
switching regulator); the dual supply approach results in >30% power savings.  
Figure 21: Device Power Dissipation using Power control    
                                         
12 Some customer equipment such as PABX’s or modems require the ring terminal voltage from the 
CO to be less (more negative) than -40V before service can be delivered. This is a ‘ground start’ 
signal condition and a protection mechanism to prevent damage of equipment due to high 
voltage ringing signals [33, p. 6.2.2]. 
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(Source: TP3250 datasheet [Submission VIII] 
The circuit and system innovation described in submission VI realises a power 
reduction solution by enabling the high voltage portions of a line interface 
circuit to connect to the full supply voltage (say -56V) while on hook ensuring 
full signalling requirements are met, but can operate on a reduced supply 
voltage (Vbatr) when supplying feed current into short subscriber loops thus 
reducing power dissipation on the linecard.  
 An important feature of this solution is the fail safe mode, should the circuitry 
fail to operate correctly due to extreme or unusual line conditions, the subscribe 
will always obtain service. The derivation of this innovation was a result of 
feedback from customers regarding the alternative solution of utilising a built-in 
switch mode regulator incorporated into a product from AMD. Although the AMD 
solution reduced power, the switching noise both to the 2-wire line and across 
the linecard was unacceptable. The innovation described here and shown in 
Figure 22 overcame these problems by utilising a fully specified rack power 
supply to provide the reduced voltage for Vbatr while simultaneously providing 
the normal Vbat supply (-52 -> -60V) thus only marginally increasing costs. 
Further details of the circuitry and the application benefits are also explained in 
submission VIII under ‘Power Management’.  
Figure 22: Dual Rail supply for Improved Power Efficiency 
Source: Submission VI 
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This invention, conceptual solution, and schematic realisation thereof is the sole 
work of the author and was implemented in the TP3250 SLIC Solution. Since the 
grant of this patent in 2002, 5 more patents have cited this work, the most 
recent being patent US 8,379,839 granted to Microsemi Semiconductor Inc. in 
2013. 
The concept of utilising multiple power rails had been used with mixed success 
in some domestic audio amplifiers [66] prior to the date of this invention, 
however the operating conditions are considerably more benign. The challenge 
in this design is ensuring the circuit always works reliably (irrespective on the 
supply conditions on either supply) and the signalling specifications are 
achieved.  
Submission VII Patent Application No. DE 19,914,858: (published in 
German), accompanied by original concept document in English 
Title:  Creating interface for local tests and for carrying out local 
tests at telephone user line and determining several electric 
characteristics of such user line 
Inventors:  Duncan J Bremner, Lochwinnoch, Scotland; 
Assignee:  National Semiconductor Corporation, Calif. USA. 
Filed:  Dec 12, 1996 
Telephone network service providers incur significant costs due the maintenance 
and upkeep of both the central office equipment and the external cable plant 
[67]. In traditional Central Office 
(Exchange) architectures each subscriber 
interface circuit is provided with a test 
access relay which enables the service 
provider to check both the condition of 
the subscriber line and also the 
performance of the electronic SLIC 
circuit. In a traditional Central Office 
(Exchange) architecture, the test bus 
connects to a single suite of test 
equipment which although very 
expensive in absolute terms, when 
Figure 23: Telestra Remote Integrated 
Multiplexer (DLC)  (Source: [84]) 
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amoritised across the total number of lines in a large Office, becomes financially 
viable. However, as the demand for telecommunications services increases, 
telecom providers began deploying remote units to terminate subscriber lines 
closer to the subscriber’s premises and transporting the traffic back to the core 
network switch via digital connections over fibre links. These Digital Loop 
Carrier (DLC) [68] units are still required to provide full test capability but due 
to the smaller subscriber connections, cannot support the full test suite. An 
example of a typical DLC installation illustrating the problem is shown in Figure 
23. The invention described in submission VII is a test solution integrated into 
the Subscriber Line Circuit which can deliver sufficient functionality and 
performance testing in a cost effective manner.  
Submission VII (in German) is the text of a patent filed in Germany for a built-in 
test scheme and capability within the Interface circuit itself. The invention was 
filed in Germany as a key customer (Siemens) expressed interest in incorporating 
and exploiting the test capability within their EWSD switch modernisation 
programme. Included in the Appendix along with the German filing is the original 
National Semiconductor Invention disclosure. This was retrieved from private 
sources but explains the tests described in the patent document.  
This invention, conceptual solution, and theoretical analysis thereof is the sole 
work of the author. This patent application was filed but never pursued by the 
company as the product group owning the work was disbanded. Nevertheless, 
the fundamental innovation of realising subscriber line testing on a per line basis 
utilising a modification of the existing circuitry remains valid. 
 
Submission VIII Product Datasheet & International IC China (IIC) 
Conference Paper(1998) 
Title: a. TP3250 Programmable SLIC; Preliminary Datasheet 
b. Next Generation Subscriber Line Interface Solutions, 
International Integrated Circuit Conference,  
Shanghai, 1998. 
Authors:  Duncan J Bremner 
Published:  August 1997 
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Submission VIII reflects the culmination of knowledge in developing Subscriber 
Line Interface Circuits (SLICs) for analogue applications and incorporates all the 
previous innovations to realise a highly configurable line interface product, 
theTP3250.  This device formed the High Voltage Interface between the 
subscriber line and the low voltage logic circuitry within the switch.  The TP 
3250 and the TP3090 (Combo IV™) pair combined to realise the application 
solution promoted by National Semiconductor as the Global Line Card ™ (GLC).  
The system was capable of realising the transmission, signalling and feed 
characteristics of all major global operating authorities and as such, was the 
first such integrated solution to address all the major markets. In particular, the 
performance of the solution incorporated additional features such as Subscriber 
metering13.  A key feature of the GLC system was the incorporation of on-chip 
ring signal generation sufficient to meet the requirements around the globe for 
analogue telephone instruments. Generation of on-chip ringing required the 
development of a specialist High Voltage process which combined the packing 
density sufficient to realise the complex circuit blocks with HV performance 
capable of 170V peak. This specialised process, knows as VIP-4H exploited 
bonded wafer, Silicon on Insulator technology and is described by Bashir [69]. 
This leading edge process also enabled the effective separation of subscriber line 
referred signals (High Voltage) and Central Office (Exchange) side low voltage 
referred signals in an architecture with a separation barrier capable of 
withstanding up to +/- 200V between these two, nominally ground referenced 
signals without any propagation or damage of any high voltage faults into the 
sensitive switching equipment logic shared by all subscribers. This ensured that 
any local fault did not compromise switch functionality for other subscribers and 
is further described in submission IX.  
The TP3250 datasheet and preparation thereof was the work of the author who 
was team leader, system architect, and carried out some of the analogue circuit 
design  on the project; however this was a large project and the datasheet 
contains the results of other team members, particularly Reed and Benton who 
worked on the project.  
                                         
13 Subscriber Metering [83]enabled customer premise equipment to register billing ‘pulses’ of either 
a 12 or 16 KHz high level signal ( >2Vrms) which would record the cost of the call on a meter 
within the customer premises; these were particularly popular in Europe.  
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The IIC paper was the author’s work based on the product known as the Global 
Line Card (GLC) and submitted to the conference.  
Submission  IX Book Extract: Application Note; AN-639: 
Title:  ‘High Voltage Protection Application Note for protection of 
SLIC devices against power cross and lightning’; National 
Semiconductor Telecommunications Products Databook; 1995 
Authors:  Duncan J Bremner, Lochwinnoch, Scotland; 
Published:  January 1990 
The final submission in theme 1 is an application note describing the challenges 
of protecting Subscriber Line Interface Circuits against the effects of Lightning 
strike or power (mains voltage) contact directly to the external subscriber line 
pair.   
A significant challenge in designing telecommunications switches is ensuring 
resistance to hostile conditions where the external and exposed subscriber lines 
are exposed.  Many of these conditions were historic in nature and experienced 
in the USA during the initial deployment of telecommunications. Due to the 
service provider’s requirement to be backward compatible, interface circuits 
had to be capable of withstanding and protecting against these legacy situations. 
Two particular conditions place particular challenges on the linecard systems 
designer; lightning and power cross.  As subscriber loops were historically strung 
Figure 24: Protection Architecture for TP3210 and TP3250 
Source: (AN-636 (submission IX)) 
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overland on telegraph poles, the incidence of lightning strike to the subscriber 
cable plant was high. As the subscriber telephone was ‘floating’, that is, did not 
have any local connection to earth, it was the task of the central office to shunt 
the lightning to earth. The standard design requirement for lightning testing is 
4000V from a source as defined in the ITU-T K.20 Standard [37]. Subscriber line 
protection is split into 3 levels; primary, secondary, and tertiary. Primary 
protection installed on the Main Distribution Frame (MDF) uses gas discharge 
tubes limits the disturbances to less than ~1000V peak, secondary protection on 
the line card uses electronic over-voltage protection to clamp transients to less 
than ~80V peak (Ringing SLICs such as TP3250 require a more complex device), 
before reaching the tertiary protection on the subscriber circuit which protects 
the sensitive logic signals in the core of the switch, Figure 24.  
The second challenge is power cross which can occur either accidently or 
maliciously on the subscriber loop. Voltages up to 600Vrms must be withstood to 
ensure that no damage is incurred by the switch.  In order to separate fault and 
isolate fault conditions occurring on the subscriber cable plant, the switch 
architecture utilised separate battery and electronic ground connections. 
However, during either lightening or power cross faults, the interfering pulses 
can give rise to inductive ‘kick-back’ between the high voltage battery ground 
and the internal electronic (logic) ground of as high as 100Volts14. It is 
imperative that transients or faults on one (or more) subscriber loop are not 
permitted to propagate into the switch core circuitry which could corrupt other 
calls in progress. Both the SLIM™ and the GLC™ had architectures and features 
which ensured effective separation between battery ground and electronic 
ground referenced circuitry.  This architecture most closely mimicked the 
isolation performance of the original transformer SLICS and although not 
galvanically15 isolated, provided similar levels of protection. 
                                         
14  A Central Office star grounding system is normally referenced to the protective earth external to 
the Central Office Building. The round trip wire distance between the subscriber line card and 
the logic ground could be up to 50metres although the physical separation on the linecard is 
only a few millimetres.  
15  Galvanic isolation is a principle of isolating functional blocks of a system to prevent current 
flow; no direct conduction path is permitted. Energy or information can still be exchanged by 
other means, such as capacitance, induction, electromagnetic, optical, acoustic or mechanical 
means. 
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This work was the sole work of the author who has particular expertise in high 
voltage design and protection.  This work has been cited by several other 
organisations involved in the protection of telecom equipment. The most recent 
reference is in patent US 6,418,221 (2002) by Broadcom Corporation in 
association with signal coupling in ADSL connections.  
Summary of Theme 1 
The innovations and inventions captured within Theme 1 give a realistic 
summary of the development activities undertaken in the field 
telecommunications to extend and increase the capabilities of fixed wire 
connections.  The greatest challenge presented to both the equipment providers 
and the component designers is managing the network legacy issues and the 
variability and unknown nature this presented. The external cable plant and 
legacy customer premise equipment are two areas which, due to space 
constraints in underground conduit installations, are limiting network 
development. The cost and practicalities of upgrading underground plant is now 
extremely challenging, not least due to the cost of providing temporary service 
while the upgrade takes place.  
The technologies discussed delivered the capability to provide mass network 
access over the existing voice network and provided effective data access via 
modem technology.  Modem technology delivered the first public access onto the 
internet in the late 1990s before giving way to first ADSL, and now VDSL; both 
operating over the same 20th century subscriber connections which were 
originally installed to provide simple voice communications and now being 
pushed to deliver streaming video signals up to 8Mb/s. There is general 
acknowledgement that the subscriber connection is the bandwidth bottleneck 
and requires upgrading. One solution could be simply to replace all subscriber 
loops by fibre connections capable of delivering greater access speeds however, 
as will be discussed in the next theme, the choice of technology and topology for 
a fibre roll-out is not simple and there are examples of several administrations 
who completed fibre roll-out in the 1990’s only to realise their choices of 
technology has been overtaken and now must be replaced.   
- 47 - 
 
Theme 2: Optical Access Technology 
Whereas the submissions in Theme 1 focused on the network access over the so-
called ‘last mile’ from the network to the customer premise, the focus of theme 
2 is the development of on-premise data networks and their extension into the 
network which culminated in network access from the customer premise to the 
network, referred to by data com specialists as the ’first mile’16. Although only a 
single submission is presented here, the work underpinning this was 3-4 years of 
development work on various Ethernet technologies [70] for intranet and 
datacom networks over both copper (Cat 5, Cat 5e, Cat 6) and also single and 
multi-mode fibre connections.  
The work presented in submission X is related to a prototype system developed 
for a demonstration of very high speed fibre connections (10Gbps) from the 
network to the customer’s premise.  This demonstration was performed in 
collaboration with BT and the BBC so the costs associated with fibre deployment 
could be examined between PON and Point-to-Point fibre connections.     
PON vs Point-to-Point 
During the period 2002 - ~2006 there was significant efforts by the service 
providers to investigate the business proposition of deploying fibre into the local 
loop. This approach was variously known as Fibre-to-the-Home (FttH), Fibre-to-
the-Curb (FttC), or fibre last-mile.  The providers had reluctantly reached the 
conclusion that copper loops from the last century would not be capable of 
delivering 25Mbps and beyond; the copper loop had to be replaced by fibre. The 
cost of replacing the copper subscriber in a simple 1 for 1 replacement exceeded 
the financial reserves of the service provider’s finances17 so various alternative 
architectures and compromises were explored to reduce the cost.   
One area of technological comparison was between Passive Optical Networks 
(PONs) versus a direct point-to-point connection to the subscriber premises over 
fibre.  
                                         
16   From the customer's point of view it is their "first" mile, although from the access networks' point 
of view it is known as the "last mile". A working group of IEEE produced the standard known 
as IEEE 802.3ah, which was later included in the overall standard IEEE 802.3-2008.  
17  Anecdotally, the cost of replacing the copper lines with fibre in the UK was estimated at £17B in 
2004. Due to the falling subscriber revenues, this was judged too expensive for British Telecom 
(now Openreach) who manage the subscriber connections.  
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       Figure 25: PON FttH Architecture         
 (Source: Author) 
In PONs (Figure 25), the Central Office subscriber line interface consists of 
either a single or fibre pair (Tx & Rx) with a high speed physical layer 
transceiver driving the fibre which is split to many separate subscribers using 
passive optical splitters deployed along the fibre route. Although the split ration 
may vary, typically they are designed as 64 split or 128 split over a distance of 
10km. However there are considerable challenges in operating a PON at high 
speed, not least because the propagation time through the fibre and splitters 
must be carefully balanced to ensure that the time of arrival of packets at the 
most remote nodes is comparable to the closest nodes.  Additionally in a PON 
architecture, if the head end transceiver is capable of (say) 10Gbps, then all 
other nodes in the network must also be capable of receiving data at the 10Gbps 
rate even though, with a 64:1 split ratio, each end station can only receive a 
long term average of 156Mbps. Although this is considerably faster than the 
connections being deployed in 2010-2013, it is worth noting that high quality HD 
video information, such as is available over HDMI [71] cables would demand 
340Mbps.  
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       Figure 26: Point-to-Point Architecture            
(Source: Author) 
The alternative approach is to connect subscribers in a point-to-point 
architecture (Figure 26). In this format there is a 1:1 correlation of head end 
cables connecting directly to subscribers with no optical devices in between. If 
the same optical networking termination (10Gbps) is used as the PON solution 
then each subscriber would have a 10Gbps connection direct to the network 
termination point. However if the physical fibre connection was down-graded to 
1Gbps, the optical transceiver cost would be reduced while the link speed to the 
subscriber would be 1Gbps, 6 times faster than the PON solution.  Additionally, 
the removal of the splitter device allows longer fibre runs between the head end 
and the subscriber (or a reduction in launch power from the head end). 
Submission X describes an invention created as part of a business case and 
technical study into the challenges and benefits of delivering very high speed 
connections (up to 10Gbps) to end customers for video, voice, and data services. 
 
The objective of the work was to investigate both the technical and business 
challenges in developing low cost Fibre-to-the-Home technology capable of 
delivering speeds up to 10Gbps over a single fibre connection. The project 
deliberately chose this very high speed connectivity in order to explore the 
implications and impact on both the network and end-user behaviour if 
connection bandwidth was effectively unlimited.  Figure 27 shows the top level 
demonstration architecture showing the service delivery options implemented 
over a CWDM 4-lambda solution on a single fibre.  
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Although this was a demonstration project drawing on commercially available 
products, equipment, and resources, significant effort was made to ensure when 
over specified components were used, the performance and requirements of 
more appropriate components were considered in cost and performance 
estimates. A case in point was the use of high performance 10Gbps long haul 
optical transceivers instead of optimised products for the 10km Metropolitan 
Area Network (MAN). Part of the project was the consideration of the optical 
componentry required at both the customer and network end of the fibre 
connection. Two solutions were considered, the first using 2 lambda optics (1 for 
data, 1 for broadcast information) combined with circulators to ensure the 
streams of bi-directional optical information were appropriately separated from 
each other. The second and preferred solution was to use a 4 lambda solution; 
one colour for each of the 2 bi-directional paths (Figure 28). This solution was 
chosen as a lower cost implementation when compared against the added costs 
of circulator components.  Note that in both solutions, the broadcast and data 
(TCP/IP) connections were separate. This feature was and remains important as 
Quality of Service (QoS) for time sensitive video information is not possible over 
a packet network without buffering. During the project it was recognised that 
cost benefits could be gained if both information types could be integrated onto 
a single optical Tx/Rx channel pair. At the time of this work, no suitable 
BT 10 Gigabit Demonstration (FTTH) 
Figure 27: Service level overview of FTTH Demonstration 
(Source: Author) 
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standard existed allowing this requirement to be met and this was identified as 
an opportunity on which the industry could collaborate.  
Figure 28: Conceptual Optical Architecture of Demonstrator 
(Source: Author) 
In addition to the optical components significant electronic functionality is 
required to manage the connection. Again, for ease of demonstration, existing 
components were utilised (10Gbps product developments were notoriously 
expensive and complex). The electronic system architecture shown in Figure 29 
illustrates the complexity of the  high speed electronics required to realise such 
a demonstrator. The identified blocks had been developed in other products but 
would require integration to meet company cost targets (which are  
confidential).  
Figure 29: Electronic Functional Diagram of Demonstrator 
(Source: Author) 
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The project was undertaken between the Intel Corporation, British Telecom 
Research (Martlesham), and BBC Research.  The results of the study indicated 
the incremental cost difference between PON and point-to-point architectures 
showed a PON architecture was approximately 20% less expensive on initial 
deployment (predominantly fewer high speed optical transceivers at the network 
end) but the flexibility and upgrade possibilities using Point-to-point were 
considerably better. This information can only be offered anecdotally as the 
detailed analysis belongs to Intel Corporation and the consortia. 
The author was the lead engineer in the creation of the demonstrator concept, 
overseeing and troubleshooting the development, and ultimately deploying the 
demonstrations in both at BT’s Martlesham research facility and later with China 
Netcom in Ningbo. The photograph in Figure 30 shows the final demonstration 
system contained in the two blue rack systems (one Customer end, one exchange 
end). 
 
 
 
 
 
 
 
Figure 30: Demonstration equipment on site 
(Source: Author) 
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Submission  X Patent No. US 7,266,302 
Title:  Asymetric Optical Network Traffic Flow Control 
Inventors:  Duncan J Bremner, Lochwinnoch, Scotland; 
  Finn Helmer, Blanefield, Scotland 
  Evind Johansen, Horsholm, Denmark 
Assignee:  Intel Corporation, Calif. USA. 
Filed:  Jan 28, 2003 
The invention contained in this submission was a result of examining the impact 
of high speed optical access on the core network if end customers’ bandwidths 
were able to upload or download full speed, high definition video files. Although 
the technology can be applied to the individual subscriber network connections 
over fibre, the invention is targeted at traffic management within the core 
network.  
In order to appreciate the application for the invention we will consider the 
impact and bandwidth requirements of an on-line video provider (such as 
Netflix) delivering streaming video to a population of households. This example 
clearly demonstrates the asymmetric nature of such a service, however the 
analysis can be applied to any and all data traffic flows. In the Netflix 
application, the data sent to the provider to request a given movie download 
stream is small (title request, account details, and start time etc). The 
information from the provider is large (a complete movie) and places significant 
networks demands regarding Quality of Service (noting that as previously, packet 
networks can only use over provisioning instead of guaranteed bandwidth as 
demonstrated by connection based protocols. 
The invention as described is for use within the core network to balance the 
demand for downstream data versus upstream. In the case of streaming video, 
the downstream path is two orders of magnitude greater than the upstream 
path. Although this can be managed at the time of network deployment by 
ensuring a greater bandwidth in one direction compared with the other, this is 
not reconfigurable dynamically.  The invention proposed in the submission allows 
the re-provisioning of bandwidth according to the network traffic demands and 
can be reconfigured ‘on-the-fly’.  
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The innovation of the invention is the use of electro-optical absorption detectors 
which can serve the alternative duties of laser modulator or receiver. As 
modulators, they are capable of modulating the chosen wavelength up to 10Gbps 
while as a receiver they are able to detect signals at the same speed.  Using this 
approach, combined with low cost optical assembly techniques, it is possible to 
construct a 4 lambda communications channel with ‘tidal traffic’ management, 
that is the direction of information travel is adjustable under network control 
and can be modified on a channel by channel basis to optimise the gross end-to-
end communications based on traffic statistics.   
 
      Figure 31: Asymmetric Traffic Flow over Fibre        
(Source: US 7,266,302 Patent) 
 
      Figure 31 shows the block diagram of the scheme proposed over 4 wave-
lengths as this can be achieved cost effectively. The invention could be 
expanded to include many more wavelengths although the cost of the lasers and 
associated Arrayed Wave Guides (AWGs) would increase as the channel selection 
was improved.  
This invention was the joint work of Bremner, Helmer, and Johansen building on 
their combined expertise and knowledge of optical access technologies and 
topologies. Elements of this invention were employed in the demonstrator.   
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Theme 3: Wireless network access technologies 
The submissions submitted previously were focused at component or subsystem 
level, incorporating innovation into products to deliver marketing advantage 
over either the existing or emerging technologies.  
The innovations and inventions submitted as part of theme 3 reflect the up-
scaling of invention from the physical implementation and realisation of the 
function to the application level. Here, the innovation focuses on delivering 
improved functionality or capability to the end user at the application level.  
The two submissions in this theme are associated with the emerging standard for 
Ultra-Wideband(UWB) wireless communications. The first submission proposes an 
extension of the capability of the UWB Standard created by the WiMedia Alliance 
to triple the download speed throughput for the express purpose of high speed 
file transfer with a burst rate of up to 2.7Gbps over a short distance. The second 
submission is the invention of a highly effective, low cost UWB antenna capable 
of operating over the 3GHz to 10GHz range.  
Ultra-Wideband Technology and Development Programme 
An £8.5M development programme was led by the author in 2004 to research and 
deliver critical components meeting the emerging global UWB standard being 
prepared by the WiMedia Alliance.  The emergence of the new standard was in 
response to the rapid adoption and deployment of Wireless LAN (WiFi) by 
consumers resulting in band congestion and restricted bandwidth.  
The emergent UWB technology was heralded as delivering individual connections 
between 53 and 480Mbps, multiple bands thus allowing several UWB routers to 
occupy the same air space. In addition to the improvement in data rates, the 
new standard developed a new Media Access Controller (MAC) capable of 
bandwidth reservation which is required for time sensitive information.  This 
feature would allow the effective streaming of video or audio over wireless 
without the inherent problems of latency associated with WiFi’s best efforts 
transmission protocol.  
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The development programme focused on opportunities to create differentiation 
in the emerging UWB market through the development of technology not yet 
available from other commercial suppliers or additional features which may 
enable new applications other than those converting from WiFi. After completing 
a competitive analysis of the products available or known to be in development, 
the programme identified 3 main areas for development: i. very short range (10-
20cm), very high speed (up to 2.7Gbps) data transfer, ii. the design of an RF 
front end in a standard CMOS technology capable of operating across the whole 
band (3.1 – 10.6GHz), and iii. the development of antennae covering the full 
band and delivering improved performance compared with existing solutions at 
low cost. 
System Analysis 
A top level system analysis was performed to establish the overall capabilities of 
the system and the performance targets required by various system blocks [72]. 
Although the programme focused on the RF analogue front end design, the 
general architecture of the baseband processor and MAC was also considered to 
gain understanding of the overall systems limitations. After considerable 
analysis, it was decided that the system partitioning should occur immediately 
before the Digital to Analog Converters (DAC) in the transmit direction and 
immediately after the Analog to Digital Converters (ADC) in the receive 
direction. This decision permitted all the baseband and MAC functions to be 
implemented in a conventional digital process and development toolset, and 
provided a logical and clean interface to third party solutions. Furthermore, the 
inclusion of the advanced high speed converters allowed the RF front end to 
implement an extension feature delivering very high speed data connections up 
to 2.7Gbps  
Figure 32: WiMedia Alliance band plan      
(Source: WiMedia Alliance [75]) 
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The UWB architecture was developed around an air interface bit rate of 480Mbps 
per band and the standard allowed for 14 bands each of 528MHz, although not 
all bands were available in every geographic region. These 14 bands were then 
arranged into 6 band-groups used to ensure the wireless links were more reliable 
in the presence of fading. Full details of the standards are available as ECMA-368 
and ECMA-369 [73], [74]. The original WiMedia specification still exists but no 
further work will be carried out on the original specification [75] as the WiMedia 
Alliance working groups are now disbanded.  
The band plan shown in Figure 32 shows the centre frequency of each band and 
associated band group. Given the relatively high operating frequency and 
bandwidth, the standard includes frequency diversification (frequency hopping)  
per channel across each Band Group such that each symbol in the transmission is 
transmitted on a different band. This has the added advantage that the average 
transmitted power (dBm/MHz) remains within the -41.3dBm/MHz limit. 
However, the frequency hopping characteristics between adjacent symbols place 
significant constraints on the implementation of the RF front end, the standard 
requiring frequency hops to settle within 9.47ns.  
The TFC standard within the specification also enabled realisation of high speed 
communications as described in submission XI. Although this feature does not 
meet the standard defined by the WiMedia Alliance, in the case of the very short 
transmission distance (<20cm), the interference caused will be minimal. 
 
 
Figure 33: WiMedia Time-Frequency Coding(TFC) 
(Source: Wimedia Alliance [75]) 
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UWB Range 
The maximum transmit power mask of -41.3dbm/MHz places severe restriction 
on the maximum communication range for UWB equipment. This is further 
impacted by the reduction of range as a function of frequency and calculation of 
the maximum range possible at different data rates was necessary.  A summary 
of these can be found in Table 5 and Table 6. Both tables show the range 
estimates based on Line-of-Sight (LoS) calculations, although in a real 
application a fading margin of at least 3dB should be considered. The differences 
in operating range between these two tables reflect the range reduction when 
operating in Band Group 5 compared with Band Group 1.  This reduction is 
partially accounted for by the additional loss in the Mean Path Loss due to 
frequency, however a significant increase in receiver Noise Figure (NF) of over 
9dB dominates. This increase was a combination of device noise in the input 
amplifier plus a reduction in drive signal into the front end mixer stages due to 
loading within the silicon device.  
UWB Link Budget - Standard Compliant Rates
Calculated in 528MHz Bandwidth Notes
Info Rate 480Mbps 200Mbps 110Mbps Defined by WiMedia Spec
Frequency 3882 MHz 3882 MHz 3882 MHz Band Group 1 Centre Frequency
TxPower -41.3dBm/MHz -41.3dBm/MHz -41.3dBm/MHz Defined by FCC / WiMedia Spec
Total Bandwidth (528MHz) 27.2dB 27.2dB 27.2dB Adjusting for Channel Bandwidth (528MHz)
Averaging (over 3 bands) 4.8dB 4.8dB 4.8dB Benefit through TFC technique (WiMedia Standard)
Tx Antenna Gain 0.0 dBi 0.0 dBi 0.0 dBi Default / worst case
EIRP -9.3dBm -9.3dBm -9.3dBm  = -41.3 + 27.2 + 4.8 = maximum Radiated Power
Range 9.1m 14.4m 21.1m Iterated until EIRP + Mean Path Loss  = Receiver Sensitivity
Mean Path Loss -63.4dB -67.4dB -70.7dB Free Space Path Loss = 10 log ( (4 π d / λ) ^2) 
Receive Antenna Gain 0.0dBi 0.0dBi 0.0dBi Default / Worst Case
Shadowing/Fading Margin 0.0dB 0.0dB 0.0dB 0.0dB
Min Rx Signal Level -72.7dBm -76.7dBm -80.0dBm = EIRP + Path Loss = Received Signal
NPSD -174dBm/Hz -174dBm/Hz -174dBm/Hz Noise Floor
Rx Noise Floor BW 86.8dBHz 83.0dB 80.4dB = 10 log (Infomation Rate)
Rx NF 7.1dB 7.1dB 7.1dB Noise Figure (per Spec)
Rx Noise Floor  -80.1dBm -83.9dBm -86.5dBm = Noise Floor + Rx Noise Floor BW + Rx NF
Eb/No 4.9dB 4.7dB 4.0dB Required Energy/Bit : NPSD
Implementation Loss 2.5dB 2.5dB 2.5dB Connectors & Filter loss
Required Eb/No 7.4dB 7.2dB 6.5dB = Eb/No + Implementation Loss
Receiver Sensitivity -72.7dBm -76.7dBm -80.0dBm = Rx Noise Floor + Eb/No + Imp Loss = Minimum Sensitivity
Spec Requirement -70.4dBm -74.4dBm -77.8dBm Minimum WiMedia Receiver Sensitivity Spec
Table 5: UWB Link Budget; Band Group 1 
(Source: ITI Scotland; UWB Raptor Specification 3.0 [72]) 
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The Device Architecture and Implementation 
The implementation of an RF front end in standard RF CMOS presents significant 
challenges to any design team; the implementation of an RF front end capable 
of delivering performance up to 10.6GHz brings new and additional problems. 
Prior to this development, most of the high performance competitive RF designs 
being developed for UWB and other, more esoteric applications used expensive 
process technologies such as GaAs or BiFET to realise the high speed, high 
frequency functions. However, these processes are not suitable or cost 
competitive for mass market applications; this can only be achieved on CMOS.  
After evaluating the foundry process suppliers available, it was decided to work 
with IBM’s 90nm CMOS process with RF option which provided greater 
characterisation of analogue transistors and capacitors.  A small selection of 
critical blocks were designed and fabricated on this process to compare 
simulation versus actual silicon results; these were used to modify the modelling 
parameters of the actual device. 
Figure 34 shows the entirety of the device as implemented and fabricated on 
silicon. The complete device consisted of 3 main blocks; Receive chain, Transmit 
chain, and PLL / Local Oscillator. The Analog / RF digital interface logic 
UWB Link Budget - Standard Compliant Rates
Calculated in 528MHz Bandwidth Notes
Info Rate 480Mbps 200Mbps 110Mbps Defined by WiMedia Spec
Frequency 10018 MHz 10018 MHz 10018 MHz Band Group 1 Centre Frequency
TxPower -41.3dBm/MHz -41.3dBm/MHz -41.3dBm/MHz Defined by FCC / WiMedia Spec
Total Bandwidth (528MHz) 27.2dB 27.2dB 27.2dB Adjusting for Channel Bandwidth (528MHz)
Averaging (over 3 bands) 4.8dB 4.8dB 4.8dB Benefit through TFC technique (WiMedia Standard)
Tx Antenna Gain 0.0 dBi 0.0 dBi 0.0 dBi Default / worst case
EIRP -9.3dBm -9.3dBm -9.3dBm  = -41.3 + 27.2 + 4.8 = maximum Radiated Power
Range 3.2m 5.1m 7.4m Iterated until EIRP + Mean Path Loss  = Receiver Sensitivity
Mean Path Loss -54.4dB -58.3dB -61.6dB Free Space Path Loss = 10 log ( (4 π d / λ) ^2) 
Receive Antenna Gain 0.0dBi 0.0dBi 0.0dBi Default / Worst Case
Shadowing/Fading Margin 0.0dB 0.0dB 0.0dB 0.0dB
Min Rx Signal Level -63.6dBm -67.6dBm -70.9dBm = EIRP + Path Loss = Received Signal
NPSD -174dBm/Hz -174dBm/Hz -174dBm/Hz Noise Floor
Rx Noise Floor BW 86.8dBHz 83.0dB 80.4dB = 10 log (Infomation Rate)
Rx NF 16.2dB 16.2dB 16.2dB Noise Figure (per Spec)
Rx Noise Floor  -71.0dBm -74.8dBm -77.4dBm = Noise Floor + Rx Noise Floor BW + Rx NF
Eb/No 4.9dB 4.7dB 4.0dB Required Energy/Bit : NPSD
Implementation Loss 2.5dB 2.5dB 2.5dB Connectors & Filter loss
Required Eb/No 7.4dB 7.2dB 6.5dB = Eb/No + Implementation Loss
Receiver Sensitivity -63.6dBm -67.6dBm -70.9dBm = Rx Noise Floor + Eb/No + Imp Loss = Minimum Sensitivity
Spec Requirement -68.4dBm -72.4dBm -75.8dBm Minimum WiMedia Receiver Sensitivity Spec
Table 6: UWB Link Budget; Band Group 5 
(Source: ITI Scotland; UWB Raptor Implementation Specification 3.0 [72]) 
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consisting of the interface to a third party baseband controller was relatively 
straightforward. Examining the diagram, it is significant to note the design 
approach adopted differential signal paths throughout the interior of the device 
in an attempt to maintain signal integrity in the main analogue paths. Using 
balanced, differential signals also had the benefit of minimising the cross-chip 
interference which is problematic at these frequencies.  
The development of this UWB RF front end CMOS silicon solution was probably 
the most challenging piece of hardware development undertaken by the author. 
The responsibility of the author was to lead the project team through the design 
of a realisable system analysis, incorporating advanced features such as those 
described in submission XI, through a complex and challenging silicon design 
process, and into a final working silicon sample. At the time of this 
development, no-one had integrated a device of such technical complexity on 
CMOS at 10GHz. During evaluation of the silicon, the device was functional in 
Band groups 1 and 2, however it became apparent that the performance of Band 
Group 5 was worse than predicted due to cross chip losses at 7-8GHz.  
Figure 34: UWB RF Front End Block Architecture 
(Source: ITI Scotland; UWB Raptor Specification 3.0 [72]) 
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UWB Antenna 
As part of the UWB development programme it became apparent that there 
were limited UWB antenna available for incorporation into commercial products. 
This situation was particularly apparent in the higher band groups ( >6GHz) so a 
development activity was funded to deliver a passive, low cost antenna suitable 
for integration into consumer equipment (TVs and Video players) capable of 
transmitting HDTV across a room.  In order to ensure economic viability of the 
antenna, it was decided to use standard FR4 printed circuit board (PCB) material 
(1.6mm) rather than the lower loss materials such as Rogers 60. In addition to a 
material constraint, a physical constraint of 2.5 cm3 was defined as a practical 
size suitable for integration into products. The electrical performance of the 
antenna was most critical and both the return loss (>10dB) and radiation 
efficiency (>70%) would be the criteria for determining the best antenna. As the 
antenna was to operate with the previously discussed UWB RF front end, it must 
be capable of operating in both transmit and receive modes.  
After a literature review, the slotted bowtie structure was adopted as the most 
suitable candidate for optimisation.  In particular it was simple to integrate with 
other electronic components and consumer equipment companies understood 
how to work with such material. The original slotted bowtie structure functioned 
adequately but matching to the RF circuitry required an additional strip-line 
feeder along with slight modifications to the geometry to optimise the return 
loss and radiation pattern. 
Figure 35: UWB (left) compared with competitor antenna (right) 
(Source: ITI Scotland; Passive Antenna Design [77]) 
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Using CST Microwave Studio, the design was optimised which resulted in an 
overall S11 response considerably better than the best available competitive 
antenna from Wisair, Figure 35, Figure 36. Further simulation versus actual 
performance was performed across the band and the azimuthal gain plots 
(antenna connector pointing vertical) are shown in Figure 37,Figure 38, Figure 39 
indicating that the actual antenna performed very similar to the simulation 
confirming the accuracy of the modelling. 
 
 
Figure 36: UWB (ERA) Antenna Design versus Wisair Antenna 
(Source: ITI Scotland; Passive Antenna Design [77]) 
Figure 37: Azimuth 3.1GHz   a. Predicted   b. Measured 
(Source: ITI Scotland; Passive Antenna Design [77]) 
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The completed passive antenna performed well and when measured in a 
practical UWB deployment scenario was praised for its performance. 
 
 
 
 
 
Figure 39: Azimuth 10.6GHz   a. Predicted    b. Measured 
Source: ITI Scotland; Passive Antenna Design [77] 
Figure 38: Azimuth 6.86GHz   a. Predicted   b. Measured 
Source: ITI Scotland; Passive Antenna Design [77] 
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Submission  XI Patent No. GB  2,433,681 
Title:  Communication  System and Method 
Inventors:  Duncan J Bremner, Lochwinnoch, Scotland; 
  Fraser Murray Edwards, Cambridge, England 
Assignee:  ITI (Scotland) Ltd, Scotland 
Filed:  Dec 21, 2005 
In 2002 a group of device and equipment suppliers formed the WiMedia Alliance 
to create a set of standards and specifications for an emerging communications 
technology known as Ultra WideBand (UWB) wireless. The operating band for 
UWB lay between 3.1GHz and 10.6GHz, with a maximum power level of  -41 
dBm /MHz.   During the system design phase of developing a UWB system to 
realise a Wireless front end, system analysis of the band and group structure 
suggested that it was possible to realise an extremely high bandwidth connection 
over a short distance while operating within the restrictions of the standard. 
submission XI details an innovation capable of providing a wireless connection up 
to ~2700Mbps over a spectrum of 1584MHz (3 bands; 1 group). The patent 
protects the system level innovation to use such a very high speed connection 
for the transfer of large amounts of data such as DVD or video files onto a 
portable device such as an iPod or portable storage unit in a very short period of 
time (less than 1 minute). At a system level, as long as the radio power between 
the transmitter and receiver is controlled or shielded, this system can operate 
alongside other devices without causing interference. Most importantly, the 
actual realisation of this innovation requires very minor modification to the 
electronic circuitry during the design phase to incorporate this feature enabling 
a device to be managed under software control to select between high speed 
and standard mode using the same circuitry. 
 
This invention was jointly made by Bremner & Edwards during the system design 
phase of the UWB development project discussed earlier. This work continues to 
be relevant as illustrated by US patent application US 2012 202 426 by 
Henderson & Grossi from the NCR Corporation for use in the 60GHz standard 
[76]. It has also been cited by Hodges and Butler in their US 2013 082 818 
application on behalf of Microsoft Corporation.  
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Submission  XII Patent No. GB  2,448,541 
Title:  Ultra Wideband Antenna 
Inventors:  Duncan J Bremner, Lochwinnoch, Scotland; 
  Mark Norris, Cambridge, England 
  Dean Kemp, Leatherhead, England 
Assignee:  ITI (Scotland) Ltd, Scotland 
Filed:  Apr 20, 2007 
The development of a UWB system architecture required the development of 
supporting system components such as an antenna suitable for use over the full 
band of UWB transmissions 7.5GHz wide.  Although antenna capable of operation 
up to and beyond the maximum frequency of 10GHz (X-band) were commercially 
available, there were no antenna available capable of operating over the full 
band or appropriate for portable applications.  
 
Figure 40: Passive UWB Antenna Performance                
(Source: Measurement Results) [77] 
 
The solution developed and described in the submission consisted of single sided 
copper pattern on standard FR4 fibre-glass board which had a return loss better 
than 10dB and a radiation efficiency of over 75% across the majority of the band 
as shown in the results in Figure 40. This resulted in a full band antenna that had 
useful gain over the whole band resulting in improved range of the complete 
UWB system. Samples of this antenna were tested in an independent test facility 
and the results were very positive. Although the details remain confidential, the 
conclusion of the testing house was ‘This is the best UWB antenna we have 
tested to date’.  
This invention was contributed to jointly by Bremner, Norris, and Kemp. 
Bremner was also the project lead on this work.  Since the grant of this patent in 
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2010, the work has been cited 3 times, all by General Motors in association with 
antennae suitable for automotive applications, as can be found in patent US 
8,686,906.  
 
Concluding remarks 
The 12 submissions presented here represent one individual’s contribution to the 
field of communications from approximately 1985 until 2010; a period of 25 
years. However, on a macro scale, this same period represented the 
modernisation (via digitisation) of the communications network, the rise and fall 
of ISDN as a customer premise technology, and the birth and growth of mass 
adoption of the internet, first through modem technology, then via ADSL 
solutions18 . The last 2 submissions examine the challenges of wireless 
technology and one possible alternative to the already congested 802.11 bands 
with a protocol developed by the WiMedia Alliance that would deliver the 
equivalent of packet and connection based protocols over the same air 
interface, delivering the guaranteed QoS of connection based with the efficiency 
of packet based approaches in a single system. In the event, due to market 
failure of the UWB technology, the next generation Media Access Controller 
(MAC) defined by the WiMedia Alliance would not be deployed. However, the 
emergence of 60GHz communications technology has resurrected the UWB MAC 
specification within ECMA-367 [76] illustrating that although the intended 
market failed commercially, the technical effort expended on producing an 
improved solution was re-born in a new specification.  
  
                                         
18  Although there are no publically recorded references, the author undertook several design 
studies into subscriber line circuits capable of delivering standard voice communications and 
ADSL over the same Subscriber Interface Circuit.  
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Patent Committee Presentation 
Method of subscriber line testing via solid State SLIC circuit. 
Inventors: Duncan J Bremner; Telecom Products; CCG Division, NSUK 
1. General Overview
The invention is designed to operate as part of a Subscriber Line Interface Circuit (SLIC) 
system which will allow operation of said SLIC to carry out functional line testing of the 
subscriber loop without requiring a dedicated test buss connecting to specialised test 
equipment as presently. This is possible due to the high integration abilities of VIP4H, 
and the sophisticated drive and programming abilities of the DSP Combo control device. 
This SLIC component resides either in the Central Office or a streetside cabinet, and is 
responsible for terminating, powering, signalling and transmission of a subscriber 
telephone line pair of wires. In a CO, the cost of the test equipment can be defrayed 
across many lines, but in a small line concentrator(as small as 4), this gets prohibitive. 
The ability to do remote, built in line testing is therefore very attractive. 
Products to use the Invention 
The invention was developed for use in the Global Linecard Circuit being designed in the 
Telecom Products Group. This product is estimated to generate $155 M in revenue over 
next 5 years(TP3250 NPPRS; Phase 4 revision). NPPRS available if required. Any 
customer derivative products for SLIC devices are likely to use this invention. 
2. Closest Prior Art
The closest existing prior art is an idea from Siemens Semiconductor on device PEB3465 
but does not offer all the testing functions available using the GLC. Presently, they are 
the only competitor offering this feature. GLC offers, over the transmission level testing 
offered by Siemens, the ability to measure currents and voltages which can be used to 
-  149  -
calculate fault conditions on the subscriber line. There are no other products offering the 
test features available here. 
4. Block Diagram
The invention functions as follows: 
1. The HV SLIC device is capable of switching 4 different analog signals to the
transmit amplifier under the control of the digital control interface. These signals
are, sensed in relatively conventional ways, but are combined to allow subscriber
loop diagnostics:-
i. The instantaneous Vab voltage across the subscriber loop,
ii. The common mode or longitudinal current flowing in the subscriber wires,
iii. The DC value of the loop current flowing from ‘a’ to ‘b’, and
iv. The battery voltage supplied to the device.
Using these measurements, a variety of subscriber line test parameters can be measured 
as normal DC measurements on the subscriber line. These include the leakage resistance 
K + 
- 
K + 
- 
a 
b 
Line 
Sense 
Vab 
Rx Amp Buffer 
Icm 
 Iin 
Idc 
Bias Vbat 
Rs Rs 
Rag 
Rbg 
Rab 
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from wire’a’ to wire’b’(Rab), or the resistance from ‘a’ or ‘b’ to ground, Rag or Rbg 
respectively. Additionally, the DC errors in the measurement can be nulled out from the 
measurements by reversing polarity on the ‘a’ and ‘b’ nodes and incorporating these 
terms in the calculations such that they cancel. Based on this approach, the above 3 terms 
can be calculated from the following equations:- 
In the forward direction, Va >Vb 
1. Vaf = (Vbat/2) + (Vab/2)
2. Vbf = (Vbat/2) – (Vab/2)
And in the reverse direction; Va < Vb 
3. Var = (Vbat/2) – (Vab/2)
4. Vbr = (Vbat/2) + (Vab/2)
In addition, the longitudinal current measurement yields:- 
Ilongf = (Vaf/Rag) + (Vbf/Rbg) for forward 
Ilongr = (Var/Rag) + (Vbr/Rbg) for reverse 
From these the resistances to ground are calculated thus: 
Rbg = [Vaf*Vbr – Var*Vbf] / [Ilongr*Vaf + Ilongf*Var] 
Rbg = [Vbf*Var – Vbr*Vaf] / [Ilongr*Vbf – Ilongf*Vbr] 
And resistance between ‘a’ and ‘b’ wires is: 
Rab = Vab / Iab 
From the above measurements, the resistances Rag, Rbg, Rab can be calculated 
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In addition to the measurement of the DC parameters on the line, the system is also 
capable of measuring the capacitance connected between ‘a’ and ‘b’ wires. This is 
achieved by applying a small test current at the Iin input of the Rx Amp buffer block 
This is amplified via the various signal amplifier blocks, and applied to the subscriber 
line terminals, ‘a’, ‘b’. Via the test measurement, Vab, the rate of change of voltage may 
be measured, and the line capacitance calculated. This can be done by the expression:- 
C = I * ∆t / ∆Vab where ∆t is time interval between Vab measurements and 
∆Vab is change in voltage.
In order to eliminate the effective of parallel resistance modifying the result, the value of 
‘I’ can be scaled to maintain linearity in the measurements. This ability to measure line 
capacitance is unique on a SLIC device, and by scaling the test current, this allows a 
range of between 10nF and 5uF to be measured. 
 
1. General Points of Interest
If this invention is compared to that cited by Siemens, the key advantages are that this 
procedure allows measurement of capacitance and resistances of the subscriber loop, 
whereas the Siemens solution only provides a means of measuring the transmission 
levels. 
Furthermore, if the algorithms in the board controller are modified to incorporate 
averaging of the signals measured, the effects of AC induction on the line are removed 
from the calculations. Similarly, the presence of high voltage (mains) signals due to a 
fault condition on line may be derived. 
Finally, given the drive towards remote concentrators etc in the field, where the cost of 
dedicated test equipment would be prohibitive, this solution allows operating companies 
to provide a per line test capability at a very economic cost. 
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General Description
The TP3250 is a single chip monolithic programmable
Subscriber Line Interface Circuit built with National's
advanced 170V high voltage bipolar process.  The de-
vice is designed to operate over a wide voltage range
and provide on-chip balanced ring feed to the subscrib-
er line.  It also supports external ring feed using a ring
relay and ring sense bridge.  The line feed characteris-
tics, supervision thresholds and operating modes are
programmable through a simple parallel control inter-
face.  It supports loop start, ground start, silent battery
reversal and metering pulse signalling.  Advanced
power management may be implemented with an on-
chip battery switching feature.
The TP3250  must be protected from over-voltage by
an external shunt protector together with an external
series current limiting network.  Transmission per-
formances are independent of the matching of the se-
ries external network.
When used with National’s TP3090 Quad Program-
mable PCM Codec/Filter COMBO® IV, the TP3250
forms a software configurable line circuit, handling all
the BORSCHT functions.
Features
• On-chip balanced ring feed
• Supports balanced or unbalanced external ringing.
• Flexible power management
• Battery boost mode for loop range extension
• Thermal overload protection
• Withstands ±200 V transient between battery return
and analog ground
• Transmission performance independent of external
protection resistors
• Software programmable:
- feed resistance, current limit, operating modes and sig-
nalling thresholds
• Operating modes:
- scan, active, ring and power denial
• Signalling:
- loop start, ground start, quiet battery reversal and
metering
• On-hook transmission
• Test Modes
• Simple parallel control interface
• Single +5V low voltage supply
• Surface-mount power package
Connection Diagram
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COMBO is a registered trademark of National Semiconductor Corporation
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Simplified Block Diagram:
Figure 1.  Simplified block diagram
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Pin Descriptions
AX, BX
High voltage line driver outputs.  AX and BX provide
battery feed and on-chip balanced ring feed to the A
and B leads of the subscriber loop through a pair of ex-
ternal protection resistors.  AX is positive with respect
to BX in forward battery.
AS, BS
Line sense inputs.  AS and BS are connected to the A
and B leads respectively through a pair of external pro-
tection resistors.  AS and BS sense the line voltage
across the A and B leads.
VBAT
Negative high voltage battery supply. 
VBATR
Optional reduced battery supply for power dissipation
reduction on short loops.  VBATR is nominally half of
VBAT for effective power management.  Alternative-
ly, an external power resistor may be connected from
VBATR pin to VBAT for reducing internal power dis-
sipation.
VBST
Positive high voltage supply. VBST is needed for on-
chip ring feed or battery boost mode for loop range ex-
tension.  The potential difference between VBST and
VBAT must be less than 142V  If a positive high volt-
age supply is not available,  VBST should be connect-
ed to RTN.
RTN
High voltage ground return.  VBAT, VBATR and
VBST are referenced to RTN.
VM
High voltage common-mode reference output.  A ca-
pacitor is connected from CDC1 to VM for dc loop fil-
tering.
VLREF
Power Control Reference. 
RS+, RS-
Ring Trip detection inputs for use with an external ring
feed through a ring relay. RS+ and RS- are enabled
during ring mode.  An external resistive bridge con-
nected to RS+ and RS- is used for ring-trip detection.
CDC
A capacitor connected from CDC1 to VM, together
with an internal resistor,   forms a low pass filter for the
dc feed control.  The RC time constant determines the
feed inductance. 
CGF
A capacitor is connected from CGF to AGND for
ground fault detection filtering.
RCAL
A resistor connected from RCAL to AGND deter-
mines the internal bias current.  RCAL should be 120
KΩ ±1%.
RRLY
Open collector output driver for an optional external
ring relay.  In the external Ring mode, RRLY is turned
on a high level on RSYNC.  After ring trip detection,
RRLY is turned off under system control. RRLY is in-
ternally voltage limited to approximately 15V.
TRLY
Open collector output driver for optional external test
relays. TRLY is internally voltage limited to approxi-
mately 15V.
VCC
Low voltage positive supply.  VCC=+5V ±5%.
AGND
Low voltage ground.  VCC, logic signals, and low volt-
age analog signals are referenced to AGND.
RGND
Low voltage ground return for relay current.
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Pin Descriptions (continued)
CA, CB
A capacitor is connected between CA and CB for sep-
arating the ac transmit signals from the dc component
of the line voltage.
VTXO-, VTXO+
Inverting and non-inverting outputs of the differential
transmit buffer amplifier.  They are referenced to an
internal reference voltage of approximately 2.25V.
VTXO- and VTXO+ are connected to the VXI+ and
VXI- differential transmit inputs of the TP3090 COM-
BO IV.
RXIN-, RXIN+
Inverting and non-inverting differential current inputs
of the receive buffer amplifier.  RXIN- and RXIN+
connect to the VRO+ and VRO- differential receive
outputs of the TP3090 COMBO IV.
Logic Pins:
DS
Device select logic input.  Must be logic low to enable
control data to be latched into the selected register and
data  to be enabled on the data bus.
RE0, RE1, RE2
Register select logic inputs.  When DS is low,
RE0,RE1 and RE2 enable communication to/from one
of the internal registers.
R/W
Read/Write selection, when this pin is LOW a write
access is operated on the device access interface, when
it is HIGH a read access is operated.
D0-D3
Control Bus, bidirectional. During DS LOW, data on
this bus are written/read on/from an internal register. 
RSYNC
Ring Synchronization logic input.  RSYNC is a logic
signal generated by an external zero crossing detector
that monitors the ringing voltage.  It is used to syn-
chronize the closing of the external ring relay at the
zero crossing of the ringing voltage to minimize im-
pulse noise and possible relay contact arcing.  If
RSYNC is not used, and external ringing is applied, it
should be tied high, otherwise it should be tied to AG-
ND.
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Functional Description
The TP3250 is a third generation single chip monolith-
ic SLIC implemented with National’s advanced 170V
high voltage and high density bipolar process.  The op-
erating modes and line feed characteristics are selecta-
ble through a simple parallel control interface.  When
used in conjunction with National’s TP3090 COMBO
IV - Quad Programmable PCM Codec/Filter, the
TP3250 forms a fully software configurable line cir-
cuit, adaptable to world-wide requirements.
The TP3090 COMBO IV is optimized for use with the
TP3250 Programmable SLIC, supporting advanced
features such as on-chip ringing, metering pulse shap-
ing, filtering and level control, as well as line diagnos-
tics and self test.
System commands are downloaded from the line card
controller to the COMBO IV, and transferred to four
TP3250 SLICs via the common Parallel Control Port.
Status information is transferred from the TP3250 to
the COMBO IV and uploaded to the line card control-
ler.  Figure 2 shows the implementation of line circuits
using four TP3250 SLICs and a TP3090 COMBO IV.
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Figure 2.  Typical line circuit implementation using the TP3250 SLIC and TP3090 COMBO IV.
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Parallel Control Port
The parallel control port is used to program the operat-
ing modes and feed characteristics, or read back the
status, of the TP3250.  The control port consists of the
following signals
- DS, chip select (input)
- R/W, read/write signal (input)
- RE0,RE1,RE2, register address (input)
- D0,D1,D2,D3, data signals (input/output).
During DS low, RE0, RE1 and RE2 select the slic in-
ternal register to be accessed and RW the kind of ac-
cess (read or write).
The slic contains the following 4bits registers 
Mode Register, MD
Current Limit Register, CLR
Loop Feed Register 1, LFR1
Loop Feed Register 2, LFR2
Test Mode Register, TMR
Loop Status Register, LSR
addressed according to the following table
When power is first applied, power on reset circuitry
puts the TP3250 into a default operating state.  The
user may then program the device to the desired oper-
ating configuration and mode.  When VCC falls below
approximately 3V, the power on reset circuitry acti-
vates and puts the device into the default operating
state.  The previously programmed contents of the reg-
isters will be lost and the device must be re-pro-
grammed when the proper voltage is re-established.
Detailed register and default state definitions may be
found in the section under “Programming Informa-
tion”.
Write/Read Operation
An access to any register of the slic is performed ac-
cording to the following figures
RE0 RE1 RE2 Register
0 0 0 Loop Status Register (LSR)
1 0 0 Mode Register (MD)
0 1 0 Loop Feed Register 1 (LFR1)
1 1 0 Loop Feed Register 2 (LFR2)
0 0 1 Test Mode Register (TMR)
1 0 1 Current Limit Register (CLR)
R/W
DS
D(input to SLIC)
RE0,RE1,RE2
tSRWDS
tSDODS tHDODS
tHRWDS
tSREDS tHREDS
Write Access
tWDS
R/W
DS
D(from slic)
RE0, RE1,RE2
tSRWDS
tDDSDO tDDSDOZ
tHRWDS
tSREDS tHREDS
Read AccesstWDS
Figure 3
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where the timing parameters are specified in the Elec-
trical Characteristic table.
The interface does not only operate in the above
latched mode, but also in the transparent mode. When
DS is active, any register can be accessed by driving
properly the REi signals and the R/W select (for read
and write), and placing the desired value on D0-3, for
writing, or allowing the slic to place the selected reg-
ster’s content on the bus, see figure 4. 
R/W
DS
D0-D3
RE0,RE1,RE2
tDWR tDRD
Write Access Read Access
Data Latched Data Out
Figure 4
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Operating Modes
The TP3250 may be programmed into the following
operating modes:
1. Scan Mode (Forward battery only)
2. Active Mode
3. Ground Start Mode
4. Power Denial Mode
5. On chip Ring Mode
6. Off Chip Ring Mode
Scan Mode
When the subscriber is on-hook, the TP3250 may be
programmed to the Scan mode to reduce idle power
consumption.  The Scan mode is activated by pro-
gramming the Mode Register.   In the Scan mode, all
non-essential circuitry is powered off to maintain a
very low idle power of typically 25 mW.  The line
sense amplifier, longitudinal and dc control, transmit
and receive buffer amplifiers are de-activated.  The
line drivers operate at reduced current levels and the
outputs are current limited to approximately 10 mA.
The open circuit line voltage is approximately 4V be-
low VBAT.  Figure 5 shows the dc feed characteristics
of the Scan mode.
Because the longitudinal control is disabled, longitudi-
nal capability is reduced and the SLIC may be subject
to false off-hook indications.  For lines subjected to
more than 7mArms longitudinal induction in each of
the A and B wires, the Active mode may be used.  Al-
ternatively, the Scan mode may be used and the off-
hook indication re-examined after the device is placed
into the Active mode.
Active mode
When off-hook is detected, the Mode Register is nor-
mally written to enable the Active mode.  In this mode,
all circuits are fully powered, and the device is ready
for transmission.  The Active mode is also used during
on-hook transmission. 
The line driver outputs, AX and BX, provide dc bat-
tery feed to the subscriber loop through an external
protection resistor network.  Feedback circuitry is used
to monitor the line voltage via the line sense inputs, AS
and BS.  The TP3250 synthesizes a resistive/inductive
feed characteristics on long loops and constant current
feed on short loops.  Both the feed resistance and cur-
rent limit are selectable through the internal Registers.
The RC time constant formed by an internal resistor
RDC, nominally 500KΩ, and an external capacitor,
CDC1, determines the feed inductance.   A CDC1 value
of 0.22µF is recommended.  The external protection
resistors are located within a feedback loop, hence, and
do not contribute to the effective feed resistance.  Fig-
ure 6 shows a typical family of dc feed characteristics. 
The line drivers require enough headroom to handle
the maximum signal levels without distortion.  The
headroom of the line drivers is adjusted depending on
the metering pulse amplitude selected.  VOH0-1  of the
Line Feed Register 1 determine the headroom VOH to
support one of three options, None, 2.5Vrms or
5.0Vrms metering levels.
Ground Start Mode
The Ground Start mode is activated by programming
the Mode Register.  The Ground Start mode is a signal-
10 ILoop (mA)
VAB (V)
0
|VBAT| - 4 2x75
Figure 5.  DC feed characteristics in the Scan mode.
Ilimit
VBAT
VBAT-VOH
VOH
ILoop (mA)
VAB (V)
=10-70mA
2x75
2x200
2x300
2x4002x500
Figure 6.  DC feed characteristics in the Active mode
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ling only mode that operates in forward or reverse bat-
tery states.  In this mode, the mostpositive line driver,
normally AX, is turned off, producing a high output
impedance, and the line sense input for the positive
most line, normally AS, is disconnected and internally
connected to a reference voltage.  This results in the
normal voltage being applied to the negative most
wire, normally B, and current flowing from the nega-
tive wire to ground appears internally as if it were loop
current
In the addition, other non-critical circuits operate on
reduced current or are powered off to maintain a low
idle power of typically 40mW. The TP3250 is capable
of operating with 30mArms of longitudinal current in
the negative most wire.    Transmission is inhibited.
OH of the Status Register indicates the ground start
status and may be read through the Parallel Control
Port.  After the subscriber goes off-hook, the Mode
Register may be written to enable the Active mode.
The device is now ready for transmission.
Power Denial Mode
The Power Denial mode is entered by programming
the Mode Register or by the occurrence of a thermal
shutdown.  In the Power Denial mode both line drivers
are disabled and the AX and BX outputs are in a high
impedance state, denying battery feed to the subscrib-
er.
Thermal Shutdown
The line drivers have built-in thermal overload detec-
tion circuitry.  In the event of a fault or external exci-
tation on the subscriber line that causes the line drivers
to over-heat and reach an internal junction temperature
of approximately 160oC, the line drivers will protect
themselves by forcing the SLIC into Power Denial.
The SLIC will remain in Power Denial after the ther-
mal overload condition ceases to exist.  After the fault
has been serviced, the device may be programmed
back to the normal operating mode under system con-
trol.
Ring Mode
The TP3250 supports both on-chip ring feed and exter-
nal ring feed using a relay.  The ringing method is se-
lected by the logic state of RING-SEL of the LFR2
Register.  A logic low on RING-SEL selects on-chip
ringing, a logic high selects external ringing. 
On-chip Ring Feed
When the Ring mode is enabled, the line drivers are
powered from VBST and VBAT, and the battery
switching mechanism is disabled.  The feed resistance
is forced to 2x75Ω, the current limit is forced to 70mA,
and the feed inductance is bypassed.  The internal cur-
rent gain from RXIN+ and RXIN- to the subscriber
line is increased. Both the ac and dc ring voltage of the
line may be controlled via the RXIN+ and RXIN- in-
puts.
The TP3090 COMBO IV is optimized to work with
the TP3250 for on-chip ringing and other enhanced
features.  The COMBO IV has the capability of gener-
ating both the dc offset and the ac low level ringing
voltage.  The ringing voltage is always applied and re-
moved at the zero crossings of the ringing voltage. 
Figure 7 shows the waveforms for on-chip ring feed.
Both the open circuit line voltage and the ac ringing
amplitude may be adjusted by the users.
When on-hook transmission is not required,  the
COMBO IV controls the ringing cadence by alternate-
ly applying and removing the ac ringing voltage.  The
dc offset is kept constant, maintaining a fixed open cir-
cuit line voltage throughout.
When on-hook transmission is needed, the TP3250 is
placed in the active mode between ring bursts, restor-
ing normal transmit and receive gains for transmis-
sion.  Figure 8 shows the waveforms for on-chip ring
feed when on-hook transmission is implemented. 
External Ring Feed
When a positive high voltage is not available for
VBST, or an unbalanced ringing voltage is required,
an external ring relay may be used for off-chip ring
feed.  When the Ring mode is enabled, the ring relay
driver RRLY is turned on when RSYNC goes high, en-
suring that the relay contacts close at approximately
zero ac ringing voltage.  The subscriber loop is con-
nected to an external ringing source through a pair of
ring feed resistors and the line driver outputs AX and
BX are isolated from the line by the ring relay. 
The RRLY relay driver is internally voltage limited at
+15V for protection against the inductive kick-back
voltage of the relay coil.  The external ring relay may
be powered from either +5V or +12V, with relay cur-
rent returned to RGND.
Battery Boost State
The battery boost mode is used to extend the loop
range of the feed characteristics. The slic is placed in
Battery Boost Mode by programming the BST bit in
the LFR2 register.  A positive high voltage supply,
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VBST
VBAT
VBX
VAX
(RXIN+ - RXIN-)
0V
VRP
VRP
VOHR
VOHR
RTN
VAPP
VBX
VAX
Ring mode ON
A B C D E
A: Enable On-chip ringing
B: Apply dc offset to RXIN+- to set up open circuit voltage at AX-BX
C: Apply ac ringing voltage at RXIN+- at zero crossing
D: Subscriber goes off-hook
F: Ring mode disabled, removed dc offset at RXIN+-, SLIC programmed to Active mode
Internal
Node
Figure 7.  On-chip ring feed without on-hook transmission between ring bursts
on-hook off-hook
F
E: Ring trip detected by COMBO IV, terminate ac ringing signal at zero crossing
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VBST, is needed for on-chip ring feed as well as bat-
tery boost.  When battery boost is enabled, the line
drivers are powered from VBST and VBAT (or
VBATR on short loops).  Figure 9 shows a typical
family of feed characteristics in battery boost.  The
VBST
VBAT
VBX
VAX
(RXIN+ - RXIN-)
0V
VRP
VRP
VOHR
VOHR
RTN
VAPP
VBX
VAX
A B C D E
Internal
Node
ring mode activeactive mode ring modering mode
on-hook
transmission
mode
Figure 8.  On-chip ring feed with on-hook transmission between ring bursts
on-hook off-hook
F
A: Enable On-chip ringing
B: Apply dc offset to RXIN+- to set up open circuit voltage at AX-BX
C: Apply ac ringing voltage at RXIN+- at zero crossing
D: Subscriber goes off-hook
F: Ring mode disabled, removed dc offset at RXIN+-, SLIC programmed to Active mode
E: Ring trip detected by COMBO IV (within 3 cycles), terminate ac ringing signal at zero crossing
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TP3250 is designed to deliver more than 18 mA into a
4KΩ loop with VBST of +32V and VBAT of -56V. 
Test States
Through the use of the TST0-TST2 (in the Test Mode
Register) it is possible to select one of five test mode,
which pass test access signals via the VTX± outputs
for measurement by the TP3090 COMBO IV.  After
the COMBO IV digitizes the measurements, the line
card or system controller calculates the appropriate pa-
rameters.  The five test modes, TM0 - TM4, which are
described in Table 4, are operational in the Active,
Ground Start and Ring modes.
The device also includes the driver for an external test
relay, managed directly by a dedicated bit in the Test
Mode Register (TRLY).
Mode Test Access Signal
TM0 AC transmit voltage, normal operation
TM1 DC loop current, VTX=50V/I
TM2 Line voltage, VTX=VAB/40
TM3 DC longitudinal current, VTX=50V/I
TM4 Battery voltage, VTX=VBAT/40
Table 1: TP3250 Test Access Modes
Ilimit
VBST-VBAT
VBST-VBAT-VOH
VOH
ILoop (mA)
VAB (V)
=10-70mA
2x75
2x200
2x300
2x4002x500
Figure 9: Line Feed Characteristics in Battery Boost
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Transmission and Signaling
2-Wire Impedance
The TP3250, in combination with the TP3090 COM-
BO IV can synthesize all world-wide 2-wire imped-
ances.  The 2-wire impedance is synthesized by the
COMBO IV’s programmable Z-filter.   More detailed
information on impedance synthesis may be found in
the TP3090 COMBO IV data sheet.
Transmit Gain
The transmit gain from the subscriber loop to the dif-
ferential transmit outputs (VTXO+ and VTXO-) is -10
dB.  VTXO+ and VTXO- are dc coupled to the analog
inputs VXI+ and VXI- of the COMBO IV.  The line
circuit transmit, Li, level is programmable via the
COMBO IV transmit filter (GX). 
Receive Gain
When used with the TP3090 COMBO IV, RXIN+ and
RXIN- are connected to the analog outputs VRO+ and
VRO- of the COMBO IV.  The receive gain of the
TP3250 is set by two external networks ZR connected
between the combo output and the RXIN pins. The
SLIC acts as a current amplifier, with a nominal gain
of 500, and the ZR impedance transforms the voltage
output from the combo into the current input into the
slic. So in case the Z feedback through the combo syn-
thesises a two wire impedance of Zo, the total receive
gain GRX is given by the following formula
Where ZL is the loop impedance, GM is the current
gain of the SLIC. 
The line circuit receive level, Lo, is software program-
mable via the COMBO IV’s receive filter, GR. 
Hybrid Balance
The programmable HB-filter in the TP3090 COMBO
IV is used to replicate the echo signal and provide hy-
brid balance cancellation when the subscriber line is
terminated by a hybrid balance reference impedance.
The HB-filter is designed to meet hybrid balance re-
quirements for all world-wide hybrid balance refer-
ence networks. 
Quiet Battery Reversal
Battery polarity is determined by the logic state of the
POL bit (in the Mode Register).  When POL is a logic
low, the SLIC is in forward battery, with AX more
positive than BX.  When POL is a logic high, the bat-
tery is reversed, with AX more negative than BX.
During the polarity transition, the levels of AX and BX
are slowly reversed.  The transition time, controlled by
the external capacitor CDC, is on the order of 17-100
ms depending on the programmed feed characteristics.
This polarity transition produces negligible noise. The
POL bit can be used in both Active Mode and Ground
Start Mode; it has no effect in Scan Mode (only Nor-
mal battery).
Metering
The line drivers of the TP3250 are designed to deliver
metering pulses of up to 5Vrms at 12KHz or 16KHz
into a 200Ω termination.  The headroom of the line
drivers is programmed by the VOH0 and VOH1 bits of
the LFR 1 which are set according to the desired me-
tering pulse amplitude. 
The TP3090 COMBO IV is optimized for metering
pulse insertion in conjunction with the TP3250.
COMBO IV has an on-chip metering signal generator.
The metering pulses are superimposed with in-band
signals on the analog outputs, VRO+ and VRO-, of the
COMBO IV and passed to the receive inputs, RXIN+
and RXIN-, of the TP3250.       The pulse shaping,
transmit filtering and level control are performed by
the COMBO IV.  More detailed information may be
found in the TP3090 COMBO IV data sheet.
Supervision
The TP3250 supports loop start, ring trip, ground start
and ground fault supervision.  All supervision thresh-
olds are programmed by THR0 and THR1 in the LFR
2.  If Vbat is not present, all supervision outputs are in-
hibited.
Loop Start
In the Active mode, the loop supervision, illustrated in
Figure 10, works in forward or reverse battery.  The
voltage at CDC, which is proportional to the line cur-
rent, is compared with the selected loop detection
thresholds to determine the hook-switch status.  The
external capacitor CDC, connected from CDC to VM,
provides loop detection filtering.  The RC time con-
stant formed by CDC and an internal resistor, RDC, is
dynamically adjusted during dial pulsing to reduce dial
pulse distortion.  Hook-switch status is reported in the
Status Register.  A logic high indicates on-hook and a
logic low indicates off-hook.
GRX
Zo
Zo ZL+
-------------------
ZL
ZR
------ GM GR⋅ ⋅ ⋅=
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In the Scan mode, which only operates in forward bat-
tery, the threshold is not programmable.  Off-hook is
reported in the Status Register when the loop current is
between 7.5mA to 10mA. 
Ring Trip
During on-chip ring feed, the line sense inputs, AS and
BS, provide the necessary information for ring trip de-
tection.  The output of the line sense amplifier is sub-
tracted from the desired open circuit ring voltage,
filtered by RDCCDC and compared with the ring-trip
threshold by the hook-switch comparator.    The output
of the comparator is reported in the Status Register and
is passed to the COMBO IV. A digital filter in the
COMBO IV is used to detect ring-trip.   When the dc
loop current exceeds the selected ring-trip threshold,
ring-trip is detected.  The COMBO IV automatically
terminates ringing at the next zero crossing of the ring-
ing voltage and reports the ring-trip status to the line
card controller.  After ring-trip, the TP3250 SLIC must
be programmed to the active mode by the system.
When off-chip ringing is used, an external resistive
bridge is connected to the ring sense inputs, RS+ and
RS-, to monitor the loop current through ring feed re-
sistors.  The output of the ring sense circuit is filtered
by CDC and subsequently processed exactly in the
same way as for on-chip ringing.  As soon as the
COMBO IV detects ring trip, a command is sent from
COMBO IV to the TP3250 to exit from the Ring
mode.  The TP3250 turns off RRLY at the next posi-
tive transition of RSYNC. 
Ground Start
In the Ground Start mode, Figure 11, AX is in a high
impedance state.  The supervision circuit compares the
current flowing from the B-lead to RTN against the se-
lected ground start thresholds. Ground start status is
reported in the Status Register.  A logic low indicates
detection of valid ground start signalling.  The ground
start signalling also works in reverse battery, in which
case BX is in a high impedance state.
Ground Fault
A ground fault detector is used to monitor the longitu-
dinal current flowing into the A and B leads, Figure 12.
The output of the longitudinal control circuit is filtered
by an external capacitor, CGF from CGF pin to AGND
, and compared with the selected ground fault thresh-
olds.  The ground fault status is reported as a dedicated
bit in the Status Register.   A logic low indicates detec-
tion of a ground fault.  Ground fault supervision is op-
erational in the Active, in either forward or reverse
battery.
Power Management
The TP3250 is equipped with a battery switching
mechanism which provides for very flexible power
management.  In all, three options are provided and in
all cases, the power management is transparent to sub-
scriber terminal equipment.  Typical power dissipation
curves are shown for each of these power management
options in Figure 13.
 On long loops, the line drivers are powered from
VBAT and RTN.  On short loops, a soft switching
mechanism is used to gradually switch the negative
supply rail of the line drivers from VBAT to VBATR.
VBATR is a reduced battery supply voltage, typically
D0-3
RE0
RE1
R/W
DS
TP3251
AS
BS
AX
BX
A
B
RLOOP
Control Bus
RE2
Figure 10.  Loop start signalling
D0-3
RE2
RE0
RE1
R/W
DS
TP3251
AS
BS
AX
BX
A
B
RBG
Control Bus
Figure 11.  Ground start signalling
D0-3
RE2
RE0
RE1
R/W
DS
TP3251
AS
BS
AX
BX
A
B
RLOOP
Control Bus
RBG
Figure 12. Ground fault detection
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1/2 to 2/3 of VBAT, used for reducing both the system
power and the internal power dissipation of the SLIC.
If a reduced battery supply is not available, an external
power resistor may be connected from VBATR pin to
VBAT, thereby reducing the device’s effective operat-
ing voltage drop and its power dissipation.  As the line
voltage increases, or the subscriber goes on-hook, the
line drivers return to the normal working condition,
with the negative supply powered from VBAT.
A third power management mechanism supported by
the TP3250 is the use of external per-line switching
regulators.  The VLREF output provides the desired
output reference voltage to the regulator which in turn
drives VBATR.  This method provides the lowest
overall power dissipation. 
Longitudinal Balance
The longitudinal voltage on the subscriber line is
sensed by AS and BS on the loop side of the protection
network, and fed back through the longitudinal control
circuit to the line drivers.  The A-lead and the B-lead
of the line circuit exhibits a longitudinal impedance of
nominal 75Ω to RTN.  These impedances are extreme-
ly well matched and are not dependent on the matching
of the external protection resistors, allowing PTR’s to
be used as the current limiting protection elements.
The line drivers are designed to handle 30mArms of
longitudinal current in each of the A and B-leads in
Active, Ground Start, or Ring modes.
Figure 13: Dissipation versus Loop Resistance
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Programming Information
The slic contains the following 4bits registers 
• Mode Register, MD
• Current Limit Register, CLR
• Loop Feed Register 1, LFR1
• Loop Feed Register 2, LFR2
• Test Mode Register, TMR
• Loop Status Register, LSR
MODE REGISTER. MD.
where
CURRENT LIMIT REGISTER, CLR
where
RE2 RE1 RE0 D3 D2 D1 D0
0 0 1 POL M2 M1 M0
M2 M1 M0 Operating modes
0 0 0 Active
0 0 1 Ring
0 1 0 Power Denial
0 1 1 Scan
1 0 0 Ground start
1 0 1
1 1 0
1 1 1
RE2 RE1 RE0 D3 D2 D1 D0
1 0 1 I3 I2 I1 I0
I3 I2 I1 I0 Current limit
0 0 0 0 10mA
0 0 0 1 14mA
0 0 1 0 18mA
0 0 1 1 20mA
0 1 0 0 22mA
0 1 0 1 24mA
0 1 1 0 26mA
0 1 1 1 28mA
1 0 0 0 30mA
1 0 0 1 35mA
1 0 1 0 40mA
1 0 1 1 45mA
1 1 0 0 50mA
1 1 0 1 55mA
1 1 1 0 60mA
1 1 1 1 70mA
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LOOP FEED REGISTER 1, LFR1
where
LOOP FEED REGISTER 2, LFR2
where
RE2 RE1 RE0 D3 D2 D1 D0
0 1 0 THR1 THR0 VOH1 VOH0
VOH1 VOH0 Metering Pulse Amplitude
0 0 No Metering
0 1  Up to 2.5Vrms
1 0 2.5 to 5.0Vrms
1 1 Reserved
THR1 THR0 Loop Start Ground Start Ground Fault Ring Detection
0 0 5mA 10mA 5mA 5mA
0 1 7.5mA 15mA 7.5mA 7.5mA
1 0 9.5mA 19mA 9.5mA 9.5mA
1 1 12mA 24mA 12mA 12mA
RE2 RE1 RE0 D3 D2 D1 D0
0 1 1 BST  RINGSEL RF1 RF0
BST Battery Boost Enable. 
0 Normal Battery
1 Boost Battery
RINGSEL Ring Mode Selection.
0 on-chip ring
1 off-chip ring
RF1 RF0 Feed Resistance
0 0 2x200 Ohm
0 1 2x300 Ohm 
1 0 2x400 Ohm
1 1 2x500 Ohm
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TEST MODE REGISTER, TMR
where
LOOP STATUS REGISTER, LSR
where
RE2 RE1 RE0 D3 D2 D1 D0
1 0 0 TRLY TST2 TST1 TST0
TRLY Test relay enable.
0 Test Relay not activated
1 Test Relay activated
TST2 TST1 TST0 Test modes
0 0 0 TM0: Normal operation
0 0 1 TM1: VCDC to VTXO±
0 1 0 TM2: Line voltage to VTXO±
0 1 1 TM3: VCGF to VTXO±
1 0 0 TM4:  VBAT to VTXO±
1 0 1 TM5: not used
1 1 0 TM6: not used
1 1 1 TM7: not used
RE2 RE1 RE0 D3 D2 D1 D0
0 0 0 X TS GF OH
OH Hook-switch status indicator.
In the Scan mode or Active mode, OH reports the loop start hook switch status.
In the ground start signalling mode, OH reports the ground start signalling status.
In the ring mode, OH provides loop current information for ring-trip detection.
0 OFF HOOK
1 ON HOOK
GF Ground fault detect indicator.
0 valid ground fault
1 no ground falut
TS Thermal Shutdown indicator.
0 Thermal shutdown ON
1 No thermal Shutdown
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Absolute Maximum Ratings
VCC to AGND -0.5V to 7V
VBAT or VBATR to RTN 0.5V to -90V
VBATR to VBAT -0.5V to +90V
VBST to RTN -0.5V to +90V
VBST to VBAT 142V
RTN to AGND ±25V
Voltage at any digital input AGND -0.5V to VCC +0.5V
AX, BX to RTN
Continuous +1V to -70V
10mS, 0.1Hz +5V to -70V
Current into AS, BS ±0.5mA
Current into RS+ or RS- ±10mA
RRLY or TRLY to RTN 15V
Current through relay driver 60mA
Operating Temperature Range -40oC to +85oC
Storage Temperature Range -65oC to +150oC
Lead Temperature (Soldering, 10Sec) 300oC
Maximum junction temperature 150oC
Maximum power dissipation TBD
Electrical Characteristics
Unless otherwise noted, limits printed in bold characters are guaranteed for VCC=+5.0V±5%, VBAT=-40V to -59V, VBST =
0V, TA=-40°C to +85°C by correlation with 100% electrical testing at TA=25°C.  All other limits are assured by testing at
VCC=5.0V, VBAT=-56V, TA=25°C.
Supply currents
Digital Interface (DS, RE0, RE1, RE2, D0-3)
Symbol Parameter Conditions min Typ Max Units
IBAT VBAT Current Power denial mode, RL=100Ω
Scan mode, ILOOP=0mA
Active mode, ILOOP=20mA
0.1
21.1
1
23
mA
mA
mA
ICC VCC Current Power denial mode, RL=100Ω
Scan mode, ILOOP=0mA
Active mode, ILOOP=20mA
4
7
TBD
TBD
mA
mA
mA
VIL Input low level All digital inputs 0.7 V
VIH Input high level All digital inputs 2 V
IIL Input low current GND<VIN<VIL, all digital inputs -100 µA
IIH Input high current VIH<VIN<VCC, all digital inputs -100 100 µA
VOL Output low level D0-3, IL=3.2 mA 0.4 V
VOH Output high level D0-3, IL=-0.1mA 2.4 V
IOZ Output current in high 
impedance state
D0-3 -100 100 µA
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Battery Feed
Supervision
Symbol Parameter Conditions min Typ Max Units
ILOOP1 Loop current in Active 
mode
VBAT=-56V, RL=1900Ω,
ILIMIT =26mA, RFEED=2x200Ω
Forward or reverse battery
19 mA
ILOOP2 Loop current in Scan mode VBAT=-56V, RL=1900Ω  10 mA
ILOOP3 Loop current in Battery 
Boost mode
VBAT=-56V, VBST=+40V, RL=4KΩ, 
RFEED=2x200Ω
Forward or reverse battery
19 mA
ILOOP4 Loop current in Power 
Denial mode
VBAT=-56V, RL=200Ω 1 mA
ILOOP5 Loop current in Ground 
Start mode
VBAT=-56V, RL=200Ω
Forward or reverse battery
TBD mA
ILIMA Current limit accuracy VBAT=-56V, RL=200Ω
Forward or Reverse battery 5 -5 %
VAB1 Open circuit voltage VBAT=-56V
No metering
2.2Vrms metering
5.0Vrms metering
44
38
30
TBD
TBD
TBD
V
V
V
VAB2 Open circuit voltage, Scan 
mode
VBAT=-56V 50 V
VAB3 Open circuit voltage, Bat-
tery Boost mode
VBAT=-56V, VBST=+40V,
No metering
2.2Vrms metering
5.0Vrms metering
82
76
68
V
V
V
TSD Thermal shutdown temper-
ature
160 oC
ITHLP Loop threshold accuracy Applicable to Loop Start, Ground 
Start or Ring Trip.  Forward or 
reverse battery.
-20 20 %
DPD Dial pulse distortion RL = 200 to 1900Ω, ILIMIT = 20 to 
70mA
4 ms
ITHGF Ground fault threshold 
accuracy
-20 20 %
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On-chip Ring Feed
Ring-bridge detector inputs   (RS+, RS-)
Relay Drivers
Longitudinal Balance and current capability
Analog ports
Symbol Parameter Conditions min Typ Max Units
VDCR Open circuit line voltage in 
ring mode
VBAT=-56V, VBST=+80V
 VRX = 0.65Vdc, ZR=88.7KΩ || 
(220pF + 22.1KΩ)
TBD  24 TBD Vdc
VACR Balanced AC ringing volt-
age between AX and BX
VBAT=-56V, VBST=+80V
VRX =1.9Vrms + 0.65Vdc, 
ZR=88.7KΩ || (220pF + 22.1KΩ),
F=20Hz
TBD  68 TBD Vrms
ILIMR Current limit VBAT=-56V, RL=200Ω
VRX = ±1.0Vdc, ZR=88.7KΩ ||
(220pF + 22.1KΩ)
70 mA
VOS Offset voltage at RS+, RS- VRS+ - VRS-.  IRS+=IRS- = 10µA. -10 10 mV
VON Driver on voltage Idriver=50mA sink 1 2 V
ILEAK Off state leakage current 0.5 100 µA
VCLAMP Driver clamp voltage I = 1mA 14 15 V
LBAL Longitudinal to metallic 
balance
F=62Hz
F=300Hz to 3.4KHz
RL=600Ω
58
52
dB
dB
LSG Longitudinal signal gener-
ation, 4-wire to 2-wire
F=300Hz to 800Hz 42 dB
ILONG1 Longitudinal current capa-
bility, on hook
IL = 0mA
Active mode
Scan mode
30
7
mArms
mArms
ILONG0 Longitudinal current capa-
bility, off hook
RL = 1900Ω
Active mode
Scan mode
30
7
mArms
mArms
Symbol Parameter Conditions min Typ Max Units
ZTXO Output impedance at 
VTXO+ or VTXO-
3 Ω
VCMTX Common-mode voltage at 
VTXO+ or VTXO-
2.1 2.25 2.4 V
VOSTX Offset voltage at
 VTXO+ -  VTXO-
-30 30 mV
RLTX Load resistance from 
VTXO+ or VTXO-  to 
AGND
10 KΩ
ZRXIN Input impedance at RXIN+ 
or RXIN-
F=300Hz to 3.4KHz
ZR = 88.7KΩ || (220pF + 22.1KΩ)
10 Ω
VOSRX Offset voltage at RXIN+ or 
RXIN-
-10 10 mV
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Transmission - 2wire return loss (Z2w=600Ω)
Gain accuracy
Attenuation distortion
Gain tracking
VOVL Overload voltage Z2w=600Ω, THD=1%
4-wire port:
VTXO±, RXIN±
2-wire port:
0Vrms metering
2.2Vrms metering
5.0Vrms metering
3.375
TBD
TBD
TBD
Vpk
Vpk
Vpk
Vpk
RTL 2-wire return loss
See Note 1
F= 300Hz to 500Hz
500Hz to 2.5KHz
2.5KHz to 3.4KHz
26
26
20
dB
dB
dB
GXA Insertion loss, transmit VAB=-10dBm, F=1KHz, TA=25
oC
Measured from VAB to differential 
voltage VTXO+/VTXO- 
9.85 10.0 10.15 dB
GRA Gain, receive VRX=-10dBm, F=1KHz, TA=25
oC
Measured from differential voltage 
between RXIN+ and RXIN- to VAB,
ZR=88.7KΩ || (220pF + 22.1KΩ), RL
= 600Ω
10.85 10.7 10.55 dB
GM Current Gain, from 
RXIN+/- to Line
DC signal 500 A / A
GEA Insertion loss, echo VRX=-10dBm, F=1KHz, TA=25
oC
Measured from RXIN± to VTXO±,
RL = 600Ω
-0.4 -0.7 -1.0 dB
GRX Attenuation distortion, 
transmit
F=300Hz to 3.4KHz, relative to 
1KHz
-0.1 0.1 dB
GRR Attenuation distortion, 
receive
F=300Hz to 3.4KHz, relative to 
1KHz
-0.1 0.1 dB
GRE Attenuation distortion, 
echo
F=300Hz to 3.4KHz, relative to 
1KHz
-0.1 0.1 dB
GXL Gain tracking, transmit +3dBm to -55dBm, relative to 0dBm -0.1 0.1 dB
GRL Gain tracking, receive +3dBm to -55dBm, relative to 0dBm -0.1 0.1 dB
GEL Gain tracking, echo +3dBm to -55dBm, relative to 0dBm -0.1 0.1 dB
Note 1: Return Loss is calculated based on the presence of TP3090
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Group delay
Total harmonic distortion
Idle channel noise
Power supply rejection (Vripple=50mVrms)
Symbol Parameter Conditions min Typ Max Units
DXA Group delay, transmit F=1KHz TBD µS
DRA Group delay, receive F=1KHz TBD µS
DEA Group delay for echo sig-
nal path
F=1KHz TBD µS
THDX Total harmonic distortion, 
transmit
F=300Hz to 3.4KHz, 
VAB=-10dBm, no metering
VAB=-10dBm, with 2.2Vrms meter-
ing
-50
-35
dB
dB
THDR Total harmonic distortion, 
receive
F=300Hz to 3.4KHz, 
VRX=-10dBm, no metering
VRX=-10dBm, with 2.2Vrms meter-
ing
-50
-35
dB
dB
NX Idle channel noise, trans-
mit
Zl = 900Ω
C-message weighted
Psophometric weighted
8
-83
12
-79
dBrnC
dBmp
NR Idle channel noise, receive Zl = 900Ω
C-message weighted
Psophometric weighted
8
-83
12
-79
dBrnC
dBmp
PSRVBAT VBAT supply rejection
Va - Vb
1KHz
50Hz to 3.4KHz
3.4KHz to 50KHz
30
45
40
dB
dB
dB
PSRVCC VCC supply rejection
Va - Vb
1KHz
50Hz to 3.4KHz
3.4KHz to 50KHz
30
45
35
dB
dB
dB
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Digital Timing, Parallel Control Interface (See Figures 3, 4)
Read/Write, Write/Read modes (see Figure 3)
Symbol Parameter Conditions min Typ Max Units
tDSW DS minimum width 600 ns
tDSR DS rise time 20 ns
tDSF DS fall time 20 ns
tSRWDS Set-up time from RW to 
DS
20 ns
tSREDS Setup time from REi to
DS
20 ns
tSDODS Setup time from Di to DS 20 ns
tHREDS Hold time from REi to DS 100 ns
tHDODS Hold time from Di to DS 10 ns
tDDSDO Delay time from DS LOW 
to Di valid
100 ns
tDDSDOZ Delay time from DS HIGH 
to Di High Imp.
100 ns
tDWR Delay time from RW 
LOW, REi valid  to DO 
valid (Write Access)
100 ns
tDRD Delay time from RW 
HIGH, REi valid  to DO 
valid (READ)
100 ns
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Application Information
RCAL
CDC1 CAC CGF
C
G
F
R
C
A
L
C
D
C
C
A
C
B
V
M
0.1µ0.1µ0.1µ
V
B
A
T
V
B
A
T
R
V
L
R
E
F
R
T
N
V
B
S
T
A
G
N
D
V
C
C
AS
AX
BX
BS
0.1µ 0.1µ
A
B
100K
100K
RP1
RP2
PGND
Test
Relay
Test In+
Test In-
DS
RE0
RE1
RE2
D0-3
R/W
TRLY
DS0
RE0
RE1
RE2
D0-3
R/W
RSYNC
RGND
RS+
RS- CS
CCLK
CI
CO
Control
PCM Bus
DX
DR
TSX
MCLK
BCLK
FS
VRLY
RGND
+5V
AVCC
AGND
DVCC
DGND
TP3250 TP3090
INT
Figure 14.  A programmable line circuit implemented with the TP3250 and the TP3090 COMBO IV
VXI1+
VXI1-
VRO1-
VRO1+
DS1
VXI2+
VXI2-
VRO2-
VRO2+
DS2
VXI3+
VXI3-
VRO3-
VRO3+
DS3
Channel 1
Channel 3
Channel 2
+80V
Bus
VRLY
RGND
VTXO-
VTXO+
VXI0-
VXI0+
RXIN+
RXIN- VRO0-
VRO0+
CAC 0.22µF±5%, 50V
CDC1 0.22µF±10%, 50V
CGF 0.1µF±10%,50V
CBT 0.1µF±5%, 50V
RCAL 120KΩ±1%
Rrx 88.7KΩ±1%
RM
* 22.1KΩ±1%
CM
* 220pF±5%
* Note: Only required for 5 Vrms metering
applications
Rsac 15KΩ±1%
Csac 33pF±5%
Rp1 = Rp2 = 50Ω PTC
GND
Csac
Rsac
RM
Rrx
RM
CM
CM
HV SLIC COMBO IV
VBAT
VBATR
Rrx
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Package Dimension
NS Package Number (MWC 44A)
15.9mm
14.2mm
11mm
0.65mm
44 Pin PSOP3
-  179  -
3DJH
Next Generation Subscriber Line Interface Solutions.
Duncan J. Bremner
$SSOLFDWLRQ0DQDJHU7HOHFRP3URGXFWV
1DWLRQDO6HPLFRQGXFWRU/DUNILHOG,QGXVWULDO(VWDWH
*5((12&.3$(46FRWODQG
8QLWHG.LQJGRP
$EVWUDFW
6XEVFULEHU/LQH ,QWHUIDFH&LUFXLWV 6/,&V LPSOHPHQWHG XVLQJ VLOLFRQ WHFKQRORJ\DUH QRZ LQ WKHLU IRXUWK JHQHUDWLRQ
SURYLGLQJPDQ\VRSKLVWLFDWHGIHDWXUHVYLDVRIWZDUHFRQWURO7KLVHQDEOHVWKHXVHUWRDGGUHVVERWKGRPHVWLFDQGH[SRUW
PDUNHWVZLWK WKHVDPHKDUGZDUHFRPSRQHQWVDQGPDQDJHDOO WKHFXVWRP LQWHUIDFHFRQILJXUDWLRQ LVVXHVYLD ILUPZDUH
GRZQORDGHGRQLQLWLDOFRPPLVVLRQLQJRIDQHZVZLWFK7KLVSDSHUJLYHVDEULHIRYHUYLHZRIWKHGHYHORSPHQWRIVROLG
VWDWH6/,&GHYLFHVDQGKLJKOLJKWV WKH IHDWXUHVHWDYDLODEOH LQ WKH ODWHVW OLQHFLUFXLWGHYLFHV7KHUHDUHDOVRSUDFWLFDO
GHWDLOV RQ KRZ WRGHVLJQ FRVW HIIHFWLYH OLQH FLUFXLWV WKDW FRQIRUP WR WKHGHPDQGV RI WKHPRGHUQ WHOHFRPPXQLFDWLRQV
HQYLURQPHQW
,QWURGXFWLRQ
7KLVSDSHUH[DPLQHVWKHGHYHORSPHQWRIWKHVXEVFULEHUOLQHLQWHUIDFHFLUFXLW6/,&IURPWKHRULJLQDOWUDQVIRUPHUEDVHG
VROXWLRQV WKURXJK WKHSUHYLRXVJHQHUDWLRQVRI VLOLFRQ VROXWLRQV WR WKH ODWHVW GHYLFHV RIIHULQJ RQFKLS ULQJ JHQHUDWLRQ
WHVWLQJ VHOIGLDJQRVWLFV DQG IXOO\ UHFRQILJXUDEOH YLD VRIWZDUH DQG ILUPZDUH WRPHHW DQ\ LQWHUQDWLRQDO VSHFLILFDWLRQ
7KLV DOORZV WKH VDPH KDUGZDUH FRPSRQHQWV WR DGGUHVV VHYHUDO H[SRUWPDUNHWV RIIHULQJ HTXLSPHQWPDQXIDFWXUHUV WKH
DGYDQWDJHVRIHFRQRPLHVRIVFDOHDQGLPSURYHGLQYHQWRU\FRQWURO7KHILQDOVHFWLRQRIWKHSDSHUJRHVRQWRH[DPLQH
WKHSUDFWLFDOLPSOLFDWLRQVRIXVLQJWKHODWHVWJHQHUDWLRQRI6/,&VROXWLRQVDQGRIIHUVDGYLFHRQWKHSLWIDOOVDQGSUREOHPV
ZKLFKPD\EHHQFRXQWHUHGGXULQJWKHGHVLJQSKDVHRIOLQHFDUGV
%DFNJURXQG
:KHQ WKH WHOHSKRQH ZDV ILUVW LQWURGXFHG DV D PHDQV RI ORQJ GLVWDQFH FRPPXQLFDWLRQ WKH HQWLUH V\VWHP ZDV EDVHG
DURXQGHOHFWURPHFKDQLFDO H[FKDQJH V\VWHPV7KHVH V\VWHPVZHUHEDVHGRQDQDORJ WUDQVPLVVLRQ DQGZLWKLQ D JLYHQ
&HQWUDO 2IILFH WKHUH ZDV QR DELOLW\ WR DPSOLI\ WKH VLJQDOV RU WR DOORZ PRUH WKDQ RQH VLJQDO WR RFFXS\ D FLUFXLW
VLPXOWDQHRXVO\7KLV OHG WR WKH GHYHORSPHQW RI H[WUHPHO\ ODUJH&HQWUDO2IILFHVZLWKLQ FLWLHV DQG WKH FRQWURO RI WKH
QHWZRUNDQGWKHORVVHVLQGXFHGLQWKHVZLWFKLQFUHDVHGWRWKHSRLQWRIVLJQLILFDQWO\GHJUDGLQJWKHWUDQVPLVVLRQTXDOLW\
)XUWKHUPRUH WKH HOHFWURPHFKDQLFDO PHFKDQLVP¶V UHOLDELOLW\ EHJDQ WR VLJQLILFDQWO\ LPSDFW WKH SHUIRUPDQFH RI WKH
VZLWFK$GGLWLRQDOO\ WKHYROXPHRI WUDIILFZDV LQFUHDVLQJH[SRQHQWLDOO\SODFHGJUHDWGHPDQGVRQ WKH OLPLWHGDQDORJ
WUXQNFRQQHFWLRQVEHWZHHQVZLWFKLQJFHQWUHV
,Q WKH V WKH GHYHORSPHQW RI WKH 7LPH 'LYLVLRQ
0XOWLSOH[LQJ 7'0 DORQJ ZLWK 3XOVH &RGH PRGXODWLRQ
3&0VWDQGDUGVJDYHULVHWRWKHGHYHORSPHQWRIWKHGLJLWDO
VZLWFK ZKLFK PDGH XVH RI WKH QHZ LQWHJUDWHG FLUFXLW
WHFKQRORJLHV ZKLFK DOORZHG GLJLWDO ORVVOHVV VZLWFKLQJ
WKURXJKRXWDQRIILFH7KLVDOVRSHUPLWWHGGLJLWDOWUDQVPLVVLRQ
EHWZHHQRIILFHV XVLQJ WKH7'0 WHFKQRORJ\ WKDW HIIHFWLYHO\
LQFUHDVHG WKH DYDLODEOH WUXQN FRQQHFWLRQV WR FRSH ZLWK WKH
LQFUHDVHGHPDQGLQWUDIILF+RZHYHUDOWKRXJKWKHVZLWFKLQJ
DQGWKH WUDQVPLVVLRQZLWKLQ WKH&HQWUDO2IILFHFRQYHUWHG WR
GLJLWDO WHFKQRORJ\ WKHH[WHUQDOSODQWUHPDLQHGDQDORJ7KLV
PHDQWWKDWWKHLQWHUIDFHZLWKLQWKHRIILFHKDGWRPDLQWDLQWKH
VDPH WUDQVPLVVLRQ DQG VLJQDOOLQJ VWDQGDUGV DV WKH ROGHU
DQDORJHTXLSPHQWDQGDOVRSURYLGHWKHFXVWRPHUVHTXLSPHQW
VLPLODU SRZHU IHHGLQJ YLD WKH ORRS &RQVHTXHQWO\ WKH OLQH
LQWHUIDFH FLUFXLWV XVHG LQ WKH HDUO\ GLJLWDO VZLWFKHV ZHUH
EDVHGXVLQJ WUDQVIRUPHUV DQ H[DPSOHRIZKLFK LV VKRZQ LQ
ILJXUH )LJXUH
7KHPDLQVSHFLILFDWLRQVIRU6/,&VDUHHQFRPSDVVHGLQWKHVRFDOOHG%256&+7IXQFWLRQVDQGDUHGHWDLOHGLQ7DEOH
DORQJ ZLWK VRPH W\SLFDO SHUIRUPDQFH FULWHULD  7KHVH SDUDPHWHUV UHPDLQHG IL[HG LUUHVSHFWLYH RI WKH DGYDQFHV LQ
WHFKQRORJ\DQGLQGHHGJDYHULVHWRVHYHUDOFRPSOH[SUREOHPVLQLPSOHPHQWLQJWKHOLQHLQWHUIDFHIXQFWLRQLQWRVLOLFRQ
)RUWKLVUHDVRQWKHWUDQVIRUPHUUHPDLQHGDVWKHVWDQGDUGOLQHLQWHUIDFHFLUFXLWIRUPDQ\\HDUVDOWKRXJKVHYHUDOPHWKRGV
ZHUHDWWHPSWHGWRLPSURYHWKHSHUIRUPDQFHRIWKLVVLPSOHLQWHUIDFH7KHVHLQFOXGHGPDJQHWLFFRPSHQVDWLRQRIWKH'&
 !"#!$%&'()*+%,
-". )/0
1".2)340
5678
29%%:
29%%:
 !"#$%&!'(!)*"$(+),-#().#/(!%"0(
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FXUUHQWXVLQJ$&FRXSOHG WUDQVIRUPHUV RU DGYDQFHGPDJQHWLFPDWHULDOV EXW HYHQWXDOO\ WKH H[FHVVLYHZHLJKW ERDUG
VSDFHDQGOLPLWHGIHDWXUHVHWGHPDQGHGWKDWDPRUHPRGHUQVROXWLRQ
$EUHYLDWLRQ )XQFWLRQ 7\SLFDO6SHFLILFDWLRQ
% %DWWHU\)HHG 0LQP$ORRSFXUUHQWIURP±9EDWWHU\IRU5ORRS RKPV
2 2YHU9ROWDJH 0XVWZLWKVWDQGOLJKWQLQJ	3RZHU&URVVSHU&&,77.
5 5LQJLQJ %DODQFHGRU8QEDODQFHGULQJLQJRI±+]VXSHULPSRVHGRQWR±EDWWHU\
6 6LJQDOOLQJ 0LQLPXPPXVWVLJQDO2QRIIKRRN'LDOOLQJ5LQJWULSIXQFWLRQV
& &RGLQJ'HFRGLQJ 0XVW,PSOHPHQW&R'HF)LOWHUIXQFWLRQVIRUYRLFHWUDQVPLVVLRQ
+ +\EULG%DODQFH &DQFHOVWKH5[VLJQDOLQ7[GLUHFWLRQWRDYRLGIDUHQGHFKR
7 7HVW 3URYLGHFDSDELOLW\IRU7HVWLQ6/,&DQG7HVW2XW/LQHQRUPDOO\YLDUHOD\V
WRGHGLFDWHGWHVWHTXLSPHQW
7DEOH
(OHFWURQLF6/,&V
:KHQ LPSURYHG KLJK YROWDJH ELSRODU SURFHVVHV EHFDPH DYDLODEOH VHYHUDO PDQXIDFWXUHUV GHYHORSHG OLQH LQWHUIDFH
FLUFXLWV WKDW ZRXOG UHSODFH WKH WUDGLWLRQDO WUDQVIRUPHU 'XH WR WKH WHFKQLFDO GHPDQGV EHLQJ PDGH RQ WKHVH GHYLFHV
HVSHFLDOO\GHDOLQJZLWK WKHRYHU YROWDJH SURWHFWLRQ LVVXHV WKH GHYHORSPHQW RI WKHVH LQWHUIDFHV IROORZHG WZRGLVWLQFW
DSSURDFKHV
2QRQHKDQGWKHUHZHUHVHYHUDOPDQXIDFWXUHUVWKDWLPSOHPHQWHGWKH'&)HHGLQJ6LJQDOOLQJ5LQJLQJYLD5HOD\DQG
7HVWYLDUHOD\IXQFWLRQVRQDVLQJOHKLJKYROWDJHGHYLFHEXWDYRLGHGGHDOLQJZLWKWKHWULFN\LVVXHRIRYHUYROWDJHLQ
WKH DSSOLFDWLRQ ,Q DGGLWLRQ WKHUH ZHUH VHYHUDO SDUDPHWHUV VXFK DV ORQJLWXGLQDO EDODQFH LQ ZKLFK WKH WUDQVIRUPHU
VROXWLRQVSHUIRUPHGYHU\ZHOOEXWGXHWRFRPSURPLVHVLQWKHDUFKLWHFWXUHSURYHGGLIILFXOWWRLPSOHPHQWLQWKHVLOLFRQ
VROXWLRQV6RPHRIWKHVHWUDQVPLVVLRQSDUDPHWHUVZHUHDIIHFWHGE\ WKHH[WHUQDOFRPSRQHQWVHPSOR\HGWKXVPDNLQJLW
GLIILFXOWWRPHHWIXOOVSHFLILFDWLRQRYHUWLPHLQWKHUHDOILHOGDSSOLFDWLRQ3RZHUGLVVLSDWLRQZDVDOVRDSUREOHPDQGVRPH
GHYLFHHPSOR\HGDVZLWFKLQJUHJXODWRUWRUHGXFHWKHKHDWLQJHIIHFWRIWKHOLQHFXUUHQWZKLOHIHHGLQJVKRUWORRSOHQJWKV
ZLWK KLJK FRQVWDQW FXUUHQWV $OWKRXJK LQLWLDOO\ WKLV ORRNHG DWWUDFWLYH GXH WR WKH LPSURYHG HIILFLHQFLHV RI WKH SRZHU
FRQVXPSWLRQWKHDGGLWLRQDOVZLWFKLQJQRLVHJHQHUDWHGRQWKHVXEVFULEHUORRSSURYHGYHU\GLIILFXOWWRHOLPLQDWHZLWKRXW
WKHXVHRIH[SHQVLYHILOWHUFRPSRQHQWV
2QWKHRWKHUKDQGRWKHUPDQXIDFWXUHUVDGRSWHG WKHXVHRI WKLFN ILOPK\EULG WHFKQRORJ\ WR LPSURYH WKHRYHUYROWDJH
SHUIRUPDQFHDQGLQWHJUDWHGERWKWKH/LQHLQWHUIDFHIXQFWLRQDQGWKH&R'HF)LOWHUIXQFWLRQLQWRRQHFRPSRQHQW7KLV
KDGWKHDGYDQWDJHRIUHGXFLQJWKHH[WHUQDOFRPSRQHQWVWRDPLQLPXPDQGE\HQVXULQJWKDWWKHWUDQVPLVVLRQSDUDPHWHUV
ZHUHLQGHSHQGHQWRIWKHH[WHUQDOFRPSRQHQWVSURYLGHGWKHFXVWRPHUZLWKDJXDUDQWHHGSDWKWRFRPSOLDQWOLQHFLUFXLWV
+RZHYHU LQERWK WKHVHFDVHV WKHNH\UHTXLUHPHQWVRI7HVWDQG5LQJLQJZHUHSHUIRUPHGXVLQJH[WHUQDOUHOD\VZKLFK
DOWKRXJKVXLWDEOHIRUWKHH[LVWLQJODUJHFHQWUDORIILFHVZLWFKHVZDVXQVXLWDEOHIRUWKHVPDOOHUUXUDOVZLWFKHVRU'LJLWDO
/RRS &RQFHQWUDWRUV '/& 7KHVH PD\ RQO\ KDYH OHVV WKDQ  OLQHV DQG UHTXLUH EXLOWLQ ULQJ JHQHUDWLRQ DQG WHVW
IDFLOLWLHV
1H[W*HQHUDWLRQ6/,&V
7KH QHZ JHQHUDWLRQ RI JOREDO OLQH FLUFXLWV
VR FDOOHG EHFDXVH RI WKHLU LQWHUQDWLRQDO
IHDWXUH VHWV XWLOLVH WKH ODWHVW GHYHORSPHQWV
LQSURFHVVWHFKQRORJ\DQGRIIHUDIHDWXUHVHW
ZKLFK LV LGHDO WRPHHW DOO WKH UHTXLUHPHQWV
IRU PRGHUQ VXEVFULEHU OLQH DFFHVV  7KHVH
GHYLFHV DUH HTXLSSHGZLWK RQFKLS ULQJLQJ
OLQHGLDJQRVWLFWHVWDGYDQFHGSRZHUVDYLQJ
IXOO VXUIDFH PRXQW SDFNDJLQJ DQG VLPSOH
DSSOLFDWLRQ FLUFXLWV 7KH PRVW FRPPRQ
FRQILJXUDWLRQ RI WKHVH QHZ LQWHUIDFHV
FRQVLVWVRIDKLJK YROWDJH IURQW HQGSOXV D
KLJKO\ LQWHJUDWHG 'LJLWDO 6LJQDO 3URFHVVRU
'63 VKDUHGRYHURUPRUH FKDQQHOV$Q
H[DPSOH RI WKLV LV VKRZQ LQ ILJXUH  ,Q
DGGLWLRQ WKHVH GHYLFHV KDYH EHHQ GHVLJQHG
WREHPXFKPRUH UXJJHG LQ WKH DSSOLFDWLRQ
DOORZLQJPRUHFRVWHIIHFWLYHSRZHUVXSSOLHV
DQGSURWHFWLRQFRPSRQHQWVWREHXVHG )LJXUH
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,QRUGHUWRXQGHUVWDQGWKHEHQHILWVRI
WKHVH IHDWXUHV LW LV ZRUWKZKLOH
H[DPLQLQJ VRPH RI WKHVH IHDWXUHV LQ
JUHDWHU GHWDLO LQ SDUWLFXODU 5LQJLQJ
WHVWLQJ SURJUDPPLQJ DQG SRZHU
VZLWFKLQJ
5LQJLQJ
0RGHUQ6/,&VROXWLRQVDUHFDSDEOHRI
JHQHUDWLQJ ERWK WKH $& ULQJ VLJQDO
DQGWKH'&ELDVVLJQDOXVHGWRGHWHFW
ULQJWULS7KLVLVDFKLHYHGE\XVLQJDQ
DGGLWLRQDOSRVLWLYHVXSSO\YROWDJHWKDW
LV DSSUR[LPDWHO\ HTXDO WR WKH EDWWHU\
YROWDJH7KH6/,&FDQJHQHUDWHXSWR
9UPV ULQJ SOXV 9'& DW DOO
VWDQGDUG ULQJ IUHTXHQFLHV IURP
+] XS WR +] WKH PRVW
FRPPRQ EHLQJ  RU +] 7KHVH
VLJQDOV DUH JHQHUDWHG GLJLWDOO\ LQ WKH
'63GHYLFHDQGDPSOLILHGE\WKH+9 )LJXUH
LQWHUIDFHGHYLFH7KLVDOORZDKLJKSXULW\VLJQDOWREHXVHGIRUWKHULQJVLJQDOZKLFKUHGXFHVFURVVFKDQQHOLQWHUIHUHQFH
DQGWKHV\VWHPKDVDEXLOWLQ]HURFURVVLQJGHWHFWRU,WLVDOVRLPSRUWDQWWKDWWKHGHYLFHEHFDSDEOHRIUHSURGXFLQJWKH
ULQJ VLJQDOZLWKRXW FOLSSLQJ DV WUDSH]RLGDO ULQJLQJ FDQ LQWHUIHUHZLWK DGMDFHQW OLQHV7KLV LV YHU\ LPSRUWDQW IRU OLQHV
UXQQLQJDGMDFHQW WRGDWD OLQHVDV WKH(0,JHQHUDWHGFDQJHQHUDWHHUURUV LQ WKHGDWD WUDQVPLVVLRQ)LJXUHVKRZV WKH
EDODQFHGULQJVLJQDOVJHQHUDWHGE\DPRGHUQJOREDOOLQHFDUGVROXWLRQ
7HVWLQJ
/LQHWHVWERWKLQZDUGDQGRXWZDUGLVDQLPSRUWDQWWRROIRUQHWZRUNGLDJQRVLV,QWKHWUDGLWLRQDOODUJHFHQWUDORIILFHWKLV
IXQFWLRQZDVFDUULHGRXWDWUHJXODULQWHUYDOVE\DGHGLFDWHGOLQHWHVWIXQFWLRQEXWDVVZLWFKVL]HVGHFUHDVHWKHFRVWRI
WKLVIXQFWLRQLQFUHDVHV%\LQFOXGLQJWHVWLQJDVSDUWRIWKHLQWHUIDFHFLUFXLWPRUHWKURXJKWHVWLQJPD\EHFDUULHGRXWWKDQ
SUHVHQWVLQFHWKHWHVWLQJIXQFWLRQLVDYDLODEOHRQDSHUOLQHEDVLV7KLVHQDEOHVDOLQHKLVWRU\WREHGHYHORSHGDQGVWRUHG
ZLWKLQWKHVZLWFKVRDQ\FKDQJHVLQOLQHSHUIRUPDQFHRUXQDXWKRULVHGHTXLSPHQWFDQEHGHWHFWHGLPPHGLDWHO\
7KHWHVWLQJIXQFWLRQLVFDSDEOHRIPHDVXULQJWKHOHDNDJHUHVLVWDQFHSUHVHQWRQWKHVXEVFULEHUORRSERWKEHWZHHQWKHµD¶
DQG µE¶ OHJV DQG IURP HDFK OHJ WR HDUWK 7KLV FDQ EHPHDVXUHG WR DQ DFFXUDF\ RI W\SLFDOO\  WKDW LV VXIILFLHQW WR
SURYLGH IXQFWLRQDO WHVWLQJ $OVR E\ XVLQJ WKH DGYDQFHG IHDWXUHV SURYLGHG E\ WKH &R'HF GHYLFH WKH LQWHUQDO VLJQDO
JHQHUDWRU DQG OHYHO PHWHU FDQ EH XVHG WR FDUU\ RXW WUDQVPLVVLRQ WHVWV RQ WKH OLQH 7KH &R'HF LV DOVR FDSDEOH RI
SURGXFLQJ'&WHVWVLJQDOVZKLFKZKHQXVHGLQFRQMXQFWLRQZLWKWKHWHVWPRGHVDOORZVPHDVXUHPHQWRIOLQHDQGEHOO
FDSDFLWDQFHLQWKHUDQJHQ)WRX)7KHUHLVDOVRWKHFDSDELOLW\RIPHDVXULQJ$&DQG'&ORQJLWXGLQDOFXUUHQWVWKDW
PD\ EH LQGXFHG LQWR WKH VXEVFULEHU ORRS DQG ZKHQ DOO WKHVH WHVWLQJ FDSDELOLWLHV DUH FRQILJXUHG WRJHWKHU SHUPLWV D
FRPSUHKHQVLYHVHWRIOLQHGLDJQRVWLFV
3DUDPHWHU3URJUDPPLQJ
3UHYLRXV JHQHUDWLRQV RI OLQH LQWHUIDFHV KDYH XVHG KDUGZDUH VHOHFWLRQ RI H[WHUQDO FRPSRQHQWV FRQQHFWHG DURXQG WKH
GHYLFH7KLVPHWKRGZDVHIIHFWLYHZKHQDGMXVWPHQWZDV OLPLWHGEXW LV QRW VXLWDEOH WRPHHW WKHGHPDQGVRIPRGHUQ
WUDQVPLVVLRQ UHTXLUHPHQWV HVSHFLDOO\GDWD VHUYLFHV7KLV DOVRJDYH ULVH WRPDQ\GLIIHUHQW OLQH FDUG FRQILJXUDWLRQV WR
PHHW WKH VSHFLILF VSHFLILFDWLRQVRI WKH GLIIHUHQWPDUNHWV EXW WKH LQYHQWRU\PDQDJHPHQW DQGPDQXIDFWXULQJ SODQQLQJ
ZDVFRPSOH[
Parameter Programming Range Comments
DC Feeding
Current Limit 10mA to 70mA High resolution 20 – 30mA
DC Feed Resistance 2x200 to 2x500 ohms 4 options
Detector Threshold Currents 5mA to 12mA 4 options,
Transmission
Transmit Gain 18dB range, 0.1dB steps
Receive Gain 18dB range, 0.1dB steps
2 wire Impedance 500 to 1000 ohms Includes all complex networks
Hybrid Balance 500 to 1500 ohms Includes all complex
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Special Services
Metering Pulse frequency 12 or 16kHz
Metering Amplitude 200mV to 5Vrms Does not distort transmission
Metering shape control Automatic envelope control
Ringing
Level 25Vrms to 85Vrms(balanced)
DC Ring Battery 14 to 25VDC
Ring Frequency 16.667Hz to 66Hz All ring frequencies covered
Off-chip ringing(unbalanced) Any standard ring buss All ring options covered
Table 2; Programming Variables
7KHQH[WJHQHUDWLRQJOREDOOLQHFLUFXLWVROXWLRQVDGGUHVVWKLVSUREOHPE\DOORZLQJDOOSDUDPHWHUVRIWKHLQWHUIDFHWREH
FRQILJXUHGYLDWKHVRIWZDUHEDVHGRQFRHIILFLHQWVKHOGLQWKHVZLWFKILUPZDUH7KHVHSDUDPHWHUVDQGWKHSURJUDPPLQJ
UDQJHVDUHVKRZQLQ7DEOH
3RZHU6ZLWFKLQJ
7KH ILQDO LPSRUWDQW IHDWXUH WKDW WKLV SDSHU ZDQWV WR KLJKOLJKW LV WKH DGYDQFHG SRZHU VZLWFKLQJ DQG PDQDJHPHQW
WHFKQLTXHVHPSOR\HGE\WKHQH[WJHQHUDWLRQJOREDOOLQHFLUFXLWVROXWLRQV7KHPDQDJHPHQWRISRZHURQWKHOLQHFDUGKDV
EHFRPHPXFKPRUHVLJQLILFDQWLQPRGHUQHTXLSPHQW7KHUHDVRQIRUWKLVLVWKHPDUNHWGHPDQGIRUVPDOOHUHTXLSPHQW
IRRWSULQWDQGWKHHOLPLQDWLRQRIVSHFLDODLUFRQGLWLRQLQJSODQWLQVPDOORUUHPRWHFHQWUDORIILFHV,QDGGLWLRQWKHLQGXVWU\
LV QRZ GHPDQGLQJ WKDW  VXEVFULEHUV DUH VXSSOLHG IURP RQH FDUG ZKLFK JLYHV DGGLWLRQDO SUREOHPV ZLWK RQERDUG
KHDWLQJ
7KHQH[WJHQHUDWLRQVROXWLRQVSURYLGHWKHDELOLW\WRVXSSO\WKHLQWHUIDFHZLWKWZRVHSDUDWHVXSSO\EDWWHULHVWKHILUVWD
QRUPDO±9VXSSO\DQGDVHFRQGORZHUYROWDJHVXSSO\DURXQG±97KLVDOORZVWKHFLUFXLWWRJHQHUDWHDQRUPDORQ
KRRNYROWDJHZKLOH WKHRII KRRNVXEVFULEHU LV VXSSOLHG IURP WKH UHGXFHGVXSSO\7KLV LV KLJKO\HIILFLHQW LQSRZHUDV
PDQ\ RI VXEVFULEHU OLQHV DUH UHODWLYH VKRUW  RKPV DQG FDQ EH VXSSOLHG IURP WKH UHGXFHG EDWWHU\ ZKLOH WKH
UHPDLQLQJORQJOLQHVDUHSRZHUHGIURPWKHKLJKYROWDJHEDWWHU\7KLVVHOHFWLRQLVDXWRPDWLF
$QRWKHU LPSRUWDQW SRZHU VDYLQJPHWKRG LV WKH DELOLW\ WR RSHUDWH LQ D YHU\ ORZ SRZHU µVFDQ¶ PRGH GXULQJ RQKRRN
SHULRGV KRZHYHU WKH LQWHUIDFHPXVW VWLOO EH FDSDEOH RI VLJQDOOLQJ KRRN VZLWFK VWDWXV DQGZLWKVWDQGLQJ WKH HIIHFWV RI
ORQJLWXGLQDOFXUUHQWVZLWKRXWVLJQDOOLQJIDOVHRIIKRRNVWDWXV,QWKHQH[WJHQHUDWLRQJOREDOOLQHFDUGVROXWLRQVWKHEHVW
FLUFXLWVRIIHUDVFDQPRGHZKLFKFRQVXPHVOHVVWKDQP:ZKLOHEHLQJFDSDEOHRIUHMHFWLQJORQJLWXGLQDOFXUUHQWVXSWR
P$UPV%DVHGRQH[WHQVLYHVWXGLHVFDUULHGRXWE\%HOO&RUH LQ WKH86 WKLV OHYHORI ORQJLWXGLQDO LV WKHPD[LPXP
REVHUYHGGXULQJDVWXG\RIPDQ\VXEVFULEHUOLQHV
3UDFWLFDO/LQH&DUG'HVLJQ
,Q WKH KLJKO\ FRPSHWLWLYH HTXLSPHQW EXVLQHVV LW LV QR ORQJHU DFFHSWDEOH WR DOORZ VHYHUDO UHYLVLRQV RI GHYHORSPHQW
EHIRUHDIXOO\FRPSOLDQWVROXWLRQLVDFKLHYHGDQGUHGXFHGWLPHWRPDUNHWLVDQLPSRUWDQWFRPSHWLWLYHDGYDQWDJH7KLV
ILQDO VHFWLRQRI WKLVSDSHUDWWHPSWV WRKLJKOLJKWSRWHQWLDO SLWIDOOV LQ WKHGHVLJQRI OLQH FDUGV DQG LOOXVWUDWHV WKHSRLQWV
XVLQJDUHIHUHQFHGHVLJQRIDFKDQQHOOD\HUERDUG7KHNH\SUREOHPVQRUPDOO\HQFRXQWHUHGFDQEHUHGXFHGWR
PDLQDUHDV
3RZHU7KHPRVWFRPPRQSUREOHPVZLWKSRZHUDUH WKHPL[LQJRIGLIIHUHQW VXSSOLHV WR WKHYDULRXVFRPSRQHQWV)RU
JRRGERDUGOD\RXWHDFKVXSSO\VKRXOGEHFRQQHFWHGRQO\WRSLQVRIDVLPLODUQDWXUHLHGLJLWDOVXSSOLHVVKRXOGRQO\EH
FRQQHFWHGWRRWKHUGLJLWDOVXSSOLHVDQGQHYHUWRDQDORJVXSSOLHV,ILWLVQHFHVVDU\WRFRQQHFWDQDORJDQGGLJLWDOVXSSOLHV
WRJHWKHUWRDFRPPRQ*QGRU9FFSRLQWWKLVVKRXOGEHGRQHDGMDFHQWWRWKHEDFNSODQHFRQQHFWRUQRWDWWKHGHYLFH
3URWHFWLRQ7KHVXUJHFXUUHQWVWKDWDSSHDURQWKHSURWHFWLRQFRPSRQHQWVDUHFRQVLGHUDEOHDQGPXVWEHWUHDWHGFDUHIXOO\
3URWHFWLRQFRPSRQHQWVVKRXOGDOZD\VEHURXWHGRQVHSDUDWHSURWHFWLRQJURXQGOLQHVDZD\IURPWKHPDLQFRPSRQHQWVRQ
WKHERDUG7KHFXUUHQWVXUJHVLQWKHSURWHFWLRQOLQHVDUHFDSDEOHRILQGXFLQJFXUUHQWVLQWRDGMDFHQWZLULQJVRVKRXOGEH
ODLG RXW FDUHIXOO\ ,GHDOO\ WKH SURWHFWLRQ JURXQG FRQQHFWLRQ VKRXOG EH WDNHQ WR VHSDUDWH SLQV RQ WKH EDFN SODQH
FRQQHFWRUWRDYRLGGDPDJHWRWKHVXSSO\SLQV
1RLVH7KLVLVPRVWFRPPRQFDXVHRIUHZRUNVRQERDUGOD\RXWV,QRUGHUWRHOLPLQDWHQRLVHSUREOHPVFORVHDWWHQWLRQ
VKRXOG EH SDLG WR WKH JURXQGLQJ DUUDQJHPHQWV EHWZHHQ WKH &R'HF DQG WKH 6/,& GHYLFH ,I WKHVH FRPSRQHQWV KDYH
GLIIHUHQWLDODQDORJFRQQHFWLRQVWKHSUREOHPVDUHFRQVLGHUDEO\UHGXFHG7KHNH\LVWRHQVXUHWKDWWKHVLJQDOJURXQGVDUH
VWDUFRQQHFWHGRQDSHUFKDQQHOEDVLVDQGDOOFKDQQHOVDUHWKHQWDNHQWRDUHIHUHQFHVWDUSRLQW&DUHVKRXOGEHWDNHQWR
DYRLGWUDQVLHQWRUVZLWFKLQJFXUUHQWVIURPDSSHDULQJRQWKHVHVWDUSRLQWVDQGFRQQHFWLRQWRWKHFRPPRQJURXQGSRLQW
VKRXOGEHDGMDFHQWWRWKHEDFNSODQHFRQQHFWRU
&URVVWDON7KHVROXWLRQWRFURVVWDONLVVLPLODUWRWKDWIRUQRLVHWKHPRVWFRPPRQFDXVHLVWKHVKDULQJRIVLJQDO
UHIHUHQFHVEHWZHHQFKDQQHOVDQGFRUUHFWVWDUFRQQHFWLRQVEHWZHHQFKDQQHOVZLOOUHVROYH
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+RW,QVHUWLRQ7KLVLVSRVVLEO\WKHPRVWRYHUORRNHGSUREOHPWKDWRFFXUVLQOLQHFDUGGHVLJQDQGJLYHVULVHWRWKHPRVW
DSSOLFDWLRQVSUREOHPV7KHJROGHQUXOHIRUKRWLQVHUWLRQLVWRHQVXUHWKDWWKHJURXQGFRQQHFWLRQ$/:$<6PDNHVILUVW
DQGEUHDNVODVWGXULQJWKHLQVHUWLRQDQGUHPRYDORIWKHFDUG7KLVPD\EHDFKLHYHGXVLQJH[WHQGHGILQJHUFRQQHFWLRQVRU
VSHFLDOJURXQGFRQQHFWLRQVDQGLQFRQMXQFWLRQZLWKWKHVHRYHUYROWDJHGLRGHVVKRXOGEHLQVWDOOHGDVIXUWKHUSURWHFWLRQ
DJDLQVWYROWDJHRYHUVWUHVVGXULQJLQVHUWLRQ
,I WKH DERYH JXLGHOLQHV DUH IROORZHG DQG UHIHUHQFH LV PDGH WR WKH FRQFHSWXDO OD\RXW LQ ILJXUH  WKHQ PDQ\ RI WKH
VWDQGDUGHUURUVFDQEHDYRLGHGDQGVXFFHVVIXOERDUGOD\RXWVFDQEHDFKLHYHG
&RQFOXVLRQ
7KLVSDSHUKDVDWWHPSWHGWRKLJKOLJKW WKHPRVW UHFHQWGHYHORSPHQWV LQ OLQH LQWHUIDFHFRPSRQHQWVDQG WKHDGYDQWDJHV
WKHVHEULQJWRGHVLJQHUVDQGPDQXIDFWXUHUVRIPRGHUQVZLWFKHTXLSPHQW7KHQHZIHDWXUHVRIIHUKLWKHUWRXQDWWDLQDEOH
SHUIRUPDQFHOHYHOVDQGIHDWXUHVDQGZKLOHNHHSLQJWKHOLQHFRVWVFRQVWDQWGHOLYHUDGGLWLRQDOIHDWXUHVWKDWDUHGHPDQGHG
E\ FXVWRPHUV 7KH LPSRUWDQW IHDWXUHV RI ULQJLQJ SURJUDPPLQJ SRZHU VZLWFKLQJ DQG WHVWLQJ ZHUH H[DPLQHG DQG D
SUDFWLFDO JXLGH WR ERDUG OD\RXW ZDV RIIHUHG &RPSRQHQWV RIIHULQJ WKHVH VSHFLILFDWLRQV DUH DYDLODEOH DQG GHWDLOV RI
SURGXFWVPHHWLQJWKHVHFDQEHREWDLQHGIURPWKHDXWKRU¶VFRPSDQ\YLDWKHQRUPDOVDOHVFKDQQHOVRU WKH:RUOG:LGH
:HEDWKWWSZZZQDWLRQDOFRP
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National Semiconductor
Application Note 639
Duncan Bremner
Telecom Products
January 1990
High Voltage Protection
Techniques with TP3210
Subscriber Line Interface
Module
10 INTRODUCTION
The objective of this application note is to demonstrate a
solution which removes some of the traditional accuracy
constraints on the protection components without impacting
performance It then goes on to develop protection
schemes which are completely resettable The note begins
with a brief discussion of the protection problems associat-
ed with subscriber line interface circuits and outlines the
basic requirements which these devices meet This is fol-
lowed by a discussion of the National Semiconductor Sub-
scriber Line Interface Module (SLIMTM) device demonstrat-
ing the unique advantages this part has over the more con-
ventional solutions Finally two protection systems are ana-
lyzed in detail and the measured performance of these is
shown These results combined with the information con-
tained in the note will allow a linecard designer to com-
pletely specify the protection components required to meet
the desired performance level
20 SLIC PROTECTION PROBLEMS
To understand the problems in protecting line circuits a ba-
sic review of the traditional protection layout is useful in ap-
preciating the direction in which protection technology is
moving The line interface protection networks are tradition-
ally split into primary secondary and tertiary protection
components Figure 1 shows the layout of a conventional
switch protection scheme for both subscriber and trunk
lines exiting the central office The secondary and tertiary
levels are normally combined at the linecard The protection
levels are typically 1000V peak after primary protection and
around 80V peak after secondary protection This value is
of course dependent on the clamp voltage of the shunt
protection element used in the secondary circuit
21 Primary Protection
The primary components are responsible for handling the
large disturbances such as a lightning strike close to the
central switch location They are normally situated on the
main distribution frame (MDF) where the subscriber cables
enter the office All disturbing currents arrested by the pri-
mary protection components are directed away from the
main body of the switch via a separate protection ground
connection and are discharged harmlessly to earth A typi-
cal implementation of primary protection would employ gas
discharge tubes (GDT) which limit the voltages exiting the
MDF to less than 1000V peak The benefit of positioning
primary protection on the MDF is twofold
Firstly it avoids having large transient currents flowing in the
office wiring This ensures that the current rating of the wir-
ing is never exceeded and also ensures that the voltages
present after the MDF are relatively low (less than 1000V
peak) which avoids any damaging secondary arcing be-
tween adjacent points inside the office Secondly by ensur-
ing that the energy is shunted safely away to earth the op-
eration of the majority of the switch remains unaffected
This is especially important when serving large rural areas
with a high incidence of thunderstorms
22 Secondary Protection
The secondary protection components reside either on the
linecard itself or immediately on the backplane adjacent to
the card connector and are designed to handle the residual
current which passes the primary protection This consists
of power cross currents and power induction products which
are of sufficiently low voltage to pass through the primary
protectors The secondary protection schemes employ two
separate elements to protect the sensitive line card compo-
nents Firstly a series element which limits the current flow-
ing onto the linecard and secondly a shunt element which
limits the voltage This shunt element can be a simple
bridge rectifier connected between the battery terminals
which shunts the current to either battery or ground or more
commonly an active thyristor device which shunts the cur-
rent to protection ground only This device when triggered
returns transient energy either to the local protection ground
connection at the linecard or preferably returns it to a re-
mote protection ground usually the same as the protec-
TLH10553–1
FIGURE 1 Conventional Switch Protection Arrangement
C1995 National Semiconductor Corporation RRD-B30M75Printed in U S A
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tion ground used on the MDF When using remote grounds
this can give rise to 1000V differences between Battery
ground and the protection ground This configuration is pop-
ular in North America and specialized knowledge and de-
sign techniques must be employed to cope with this since
the voltage stress on the line card components is high The
SLIM device is one of the few devices which can meet this
requirement and thus is especially useful for applications
using separate ground systems
While providing the necessary protection the protection
components must not degrade the transmission character-
istics in any way during normal speech and signaling modes
It is this area that compromises between good protection
and meeting specifications are frequently made but these
are avoided when using the SLIM device
30 PROTECTION COMPROMISES
There are two areas which affect the selection of the pro-
tection components used These are the DC voltage head-
room requirements for the electronic SLICs to operate cor-
rectly and the Longitudinal Balance requirements imposed
on the circuit by the transmission specifications
31 DC Headroom Limitations
The DC headroom implications are shown in Figure 2 In
order for an electronic SLIC to function correctly a certain
voltage headroom is required for linear operation This
means that there is an interaction between feeding line cur-
rent to the maximum long loop requirement and allowing
sufficient headroom for SLIC amplifer operation From Fig-
ure 2 it can be seen that line current flows from the amplifi-
er via Rprotect the series protection elements If the values
of these are not carefully chosen the voltage headroom
may be impacted and hence maximum long loop require-
ments compromised
TLH10553–2
FIGURE 2 DC Headroom Limitations
The longitudinal balance tests are probably the most strin-
gent requirements placed on the front end of the line inter-
face circuit and are normally directly affected by the selec-
tion of the protection resistors In order to meet these re-
quirements the matching of resistance from the Tip(A) and
Ring(B) legs of the circuit to ground must typically be better
than 1% In most circuits the burden of this precise match-
ing requirements is placed directly on the series protection
elements This results in escalating costs for these compo-
nents but with the SLIM these precise requirements are
eliminated
However the problems of DC headroom and longitudinal
balance can be eliminated if resourceful design techniques
are employed to desensitise the series protection elements
from impacting the feeding law These techniques are em-
ployed in the new National Semiconductor SLIM which by
optimal use of complementary technologies removes much
of the restrictions on accuracy requirements from the pro-
tection components
33 SLIM Protection
The National Semiconductor SLIM device is a completely
new concept in subscriber connections to the central switch
which uses a mixture of technologies to attain an optimal
performancecost ratio This ratio is not just in the compo-
nent cost required to implement the SLIC function but the
total manufacturing cost The SLIM device is designed to
minimize the number and cost of external components re-
sulting in a substantial cost saving on a complete line circuit
basis This system cost reduction philosophy is particularly
prevalent in the way the protection scheme is implemented
The tolerances for the protection components are orders of
magnitude less than normally required to attain the perform-
ance levels which this part achieves with a corresponding
reduction in the cost of these components A working
knowledge of the principles employed to allow this will now
be presented followed by some results showing how insen-
sitive the technique is to changes and mismatches in the
protection components
Conventional protection schemes outlined in Figure 1 sep-
arate the linecard protection into secondary protection and
tertiary protection Using the SLIM approach the module
itself carries the tertiary protection components and the se-
ries elements of the secondary protection are included in a
sensing loop which cancels any errors which may arise due
to poor matching of the resistance values as shown in Fig-
ure 3 The benefit of this approach is that the burden of
matching these components is removed to a large degree
from the board manufacturer
This approach is only possible using a careful mix of tech-
nologies which enable the voltage ratings at the primary
secondary interface to be met This is achieved by manufac-
turing SLIM on a thick film hybrid module which will stand in
excess of 1000V peak without failing By using these thick
film techniques and by accurately trimming a very high de-
gree of longitudinal rejection can be maintained Typical fig-
ures of 75dB are measured at the final test stage of the
completed module using 100X 1% protection resistors
Since the module employs a control loop to guarantee the
longitudinal balance of the system it can also synthesize
the longitudinal terminating resistance on each leg of the
subscriber line ie the resistance from each leg to ground
2
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FIGURE 3 SLIM Protection Arrangement
TLH10553–4
FIGURE 4 Synthesized Longitudinal Resistance
in response to longitudinal signals The advantage of syn-
thesizing this resistance is that the control of longitudinal
voltages appearing at the line terminals is much tighter
maintaining a more consistent longitudinal balance figure
Secondly and more importantly by carefully matching the
synthesized resistance with the physical resistance consist-
ing of the on module resistance and the external protection
resistance an improvement in signal handling capability in
the presence of high levels of longitudinal current can be
achieved Figure 4 shows this graphically
Referring to the conventional protection layout inFigure 1 it
is important that the module protection is sufficient to with-
stand the currents which are allowed to pass through the
secondary shunt protection device Using the SLIM the
module has series protection elements incorporated in the
design which are capable of surviving in excess of 80V each
leg The applications advantage of this is that the shunt pro-
tector can be directly connected across the output of the
SLIM device at the TPR and RPR terminals
Overall the SLIM device has been designed with the end
application in mind The optimum mix of technologies has
been used to achieve the most cost effective solution to the
OEM not just in component cost but also in the external
components and manufacturing costs This philosophy can
be seen in the way in which the protection function is parti-
tioned enabling the user to achieve previously unattainable
levels of performance from wide tolerance components It is
this systems approach to the problem which enables SLIM
users to obtain a competitive advantage compared with
conventional solutions to the protection problem The re-
maining sections of this applications note will deal with the
results of laboratory tests followed by an examination of the
various protection options available with this versatile de-
vice outlining the strengths and weakness of the different
solutions
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40 LABORATORY MEASUREMENTS
The previous sections have concentrated on the effective-
ness of the SLIM device in meeting longitudinal require-
ments while incorporating very loose tolerance protection
components However as yet there have been no quantitive
measure of the performance which can be attained with the
part The results which are presented here were measured
under laboratory conditions using a Wilcom T207E Longitu-
dinal Balance Test Set measured in accordance with IEEE
455-1976 Recommendations The tests were measured on
typical devices from standard production runs and are rep-
resentative of the results which can be expected from a
SLIM based line circuit
The tests were designed to investigate the behavior of the
part under 3 different line conditions while varying the pro-
tection resistances Rprotect The graphs show results for 3
different test frequencies to allow appreciation of the sensi-
tivity of the results The devices were tested for sensitivity to
the absolute value of resistors (both resistors matched to
within 01%) and then the mismatch sensitivity between the
two protection resistors one resistor being held constant
and the other was reduced in value This second test was
carried out with the fixed resistor having the values of 120X
100X and 80X the other leg having resistors 20% differ-
ent
The results presented below are the worst case results of
the devices tested The measurements were made at 0 mA
20 mA and 42 mA line current These correspond to on-
hook 1900X loop resistance and 750X loop resistance
41 Absolute Value Sensitivity
Figures 5 6 and 7 show the results of Longitudinal Balance
against Resistor Value of Rprotect both resistors matched
to within 01% These results are measured at 62 Hz
1000 Hz and 3400 Hz for the 3 stipulated line conditions
The overall trend of these results indicate that the Longitudi-
nal Balance is better than 60 dB for all values of protection
resistor between 90X and 120X Values substantially great-
er than 120X are not recommended since these will reduce
the operating voltage headroom of the output amplifiers as
explained earlier
42 Matching Sensitivity
The tests for the matching sensitivity were carried out in a
similar fashion except the resistor in one of the legs was
held constant The results recorded in Figures 8 9 and 10
indicate the worst case result between the two legs The
results shown in Figure 8 illustrate the trade-off between
resistor matching ratio and the longitudinal balance which
can be achieved for Iloop e 0 mA while Figures 9 and 10
show Iloop e 20 mA and 42 mA respectively This is shown
for fixed resistors of 120X 100X and 80X while the other
leg was varied The graphs show the results for 20% mis-
match between legs From the graphs it can be seen that
the longitudinal balance achieved using very loose toler-
ance parts is very high If tighter specifications are required
slightly closer tolerance resistors may be specified but
these are still cheaper than the high tolerance devices re-
quired to meet these specifications using conventional line
circuits It is important to note that during all these tests
TLH10553–5
FIGURE 5 Longitudinal
Balance vs Resistor Value
TLH10553–6
FIGURE 6 Longitudinal
Balance vs Resistor Value
TLH10553–7
FIGURE 7 Longitudinal
Balance vs Resistor Value
TLH10553–8
FIGURE 8 Longitudinal
Balance for 20% Mismatch
TLH10553–9
FIGURE 9 Longitudinal
Balance for 20% Mismatch
TLH10553–10
FIGURE 10 Longitudinal
Balance for 20% Mismatch
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the module passed all the longitudinal capability tests easily
handling the 21 mArms per leg specified in the Datasheet
Summarizing the results presented in this section the abso-
lute value of the resistors can be in the range 80X to 120X
with a matching tolerance up to 20% However in order to
meet the more stringent requirements such as Bellcore and
to cope with the long term effects of Lightning and power
cross the resistors should be 100X g5% This will ensure
meeting the requirements at end of life These results now
enable protection options to be examined in detail and with
an understanding of the capabilities of the SLIM device a
prediction of the effectiveness of these options can be
made
50 PROTECTION OPTIONS
These options can be split into roughly two areas which
follow slightly different philosophies regarding the purpose
of protection These are Fusible or manual resettable sys-
tems and Auto-resetting systems Both of these consist of
the same elements The difference between these is the
type of series protection element used Before discussing
the differences in detail a study of the individual protection
components is worthwhile
51 Shunt Protection Devices
The shunt protection device in this application can be any
one of three configurations Figure 11 shows the least ex-
pensive shunt protector available for the application It con-
sists of a bridge rectifier connected across the subscriber
wires and returning the fault current to either the battery
ground or the battery supply dependent on the polarity of
the fault current This system is very effective at protecting
the line circuits since the voltage transitions are restricted to
approximately a forward diode voltage beyond the supply
rails however the injection of large fault transients onto the
battery supply is not desirable for many administrations
This is particularly a problem when the negative battery po-
tential is generated using a switch mode power supply
which while capable of sourcing large currents is incapable
of sinking current A fault condition which dumps substantial
current into the battery could increase the battery potential
causing damage If this protection system does prove ade-
quate for the application then the required specification for
the diode bridge is 20A surge capability (2A continuous)
100V rating
TLH10553–11
FIGURE 11 Low Cost Shunt Protector
The second shunt protection configuration Figure 12 is de-
signed to avoid dumping the fault transients into the office
battery supply thus ensuring that the battery potential re-
mains unaffected during a fault condition In this circuit the
positive going transients are returned to battery ground con-
nection as in the diode bridge but the negative transients
are passed to a transient surge protector
This 2 terminal device operates as a voltagecurrent sensi-
tive thyristor When the voltage appearing at the terminals
of the device exceed the zener voltage (VZ) rating of the
device the unit enters a voltage clamp region If the fault
voltage continues to rise the current into the shunt protec-
tor will rise correspondingly through the series protection
element until the breakover current threshold (Ibo) is ex-
ceeded At this point the device fires causing the voltage
across the device to collapse and returning all the current
to the battery ground terminal The device remains in this
state until the current has reduced to below the holding cur-
rent of the device whereupon the protector resets itself
TLH10553–12
FIGURE 12 Protection Using a
Shunt Suppressor Device
To aid understanding the V-I characteristics are shown in
Figure 13 highlighting the important features on the charac-
teristics This diagram also shows the characteristics of the
two basic types of suppressor namely symmetric and asym-
metric types The Asymmetric (shown dotted) have the ad-
vantage of a forward diode characteristic in one direction
which reduces the power dissipated by the SLIC during a
fault condition
TLH10553–13
FIGURE 13 Shunt Suppressor V-I Characteristic
The final shunt protection scheme Figure 14 is a develop-
ment of the circuit shown in Figure 12 In this circuit the
diode bridge is discarded and the two shunt components
are replaced by a single device This 3 terminal device pro-
tects against faults occurring between the two subscriber
wires and to ground These devices are slightly more expen-
sive than the previous option but are competitive when the
savings in board area and assembly costs are taken into
account
TLH10553–14
FIGURE 14 Terminal Shunt Protector
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For use with the SLIM module the ideal type of shunt pro-
tector is the unipolar type since this limits the potential to
within a forward diode voltage (VBE) of the battery ground
potential The advantage of this is a limitation of the power
dissipation on module during a fault condition The break-
over voltage should be 85V or less but the breakover cur-
rent is not important for correct SLIM operation The choice
of 2 or 3 terminal can be made on a purely financial basis of
whether the addition of a diode bridge circuit increases the
cost over the 3 terminal device
52 Series Protection Elements
To complete the protection function a method of limiting
the current into the shunt device is required and this is the
task of the series elements These elements one in each of
the subscriber wires operate by in the case of fusible sys-
tems interrupting the current flow after it exceeds a prede-
fined value or in the case of auto-resetting systems by
reducing the current level to a safe level when hot To en-
sure that the choices are not constrained the strengths and
weaknesses of both manual and auto resetting systems are
put forward thus allowing the designer to appraise both sys-
tems and choose the most suitable one
The choice of series protector must be made with the pro-
tection specifications in mind Many specifications require
that the protection components must withstand a particular
level of disturbance without damage Usually it is these
which govern the choice of series element The principle
factors affecting the choice are the power dissipation of the
device during a fault condition and the rupturing current in
the case of fusible systems However if there is a time con-
straint placed on the test conditions the thermal mass of
the device must be incorporated into the calculations
though this can often be done by referring to the manufac-
turers datasheet which contains this information
The choice between a fusible and a resettable system is
one which is often governed by the specifications usually
because the resettable systems cannot achieve the long
term balance requirements As has been shown in the re-
sults section previously this constraint does not apply to
users of the SLIM device thus opening new opportunities to
users who desire auto-resetting protection without the com-
promise on balance performance
53 Fusible (Manual Resettable) Systems
The benefit of employing a manual resettable system is that
if a fault occurs on a particular line after the protection has
been fired the line is disconnected from the switch until the
fault is cleared and the system reset This means that the
remainder of the switch can function completely without the
board heating problems etc which may occur using other
protection systems However the disadvantage of the man-
ual system is the requirement for human intervention to re-
place or reset the line protection This is especially impor-
tant in a distributed switch system where the protection cir-
cuits are not all in the same location
Figure 15 shows the schematic for a fusible protection cir-
cuit The series elements can be fuses resistors or circuit
breakers which are triggered if the rupturing current of the
device is exceeded For the SLIM device the maximum cur-
rent which the element must pass for correct operation is
the maximum line feed current plus the worst case longitudi-
nal current which may appear on line However many au-
thorities require that the protection elements can withstand
a short term power cross for a finite period of time a typical
TLH10553–15
FIGURE 15 Fusible Resistor Implementation
example may be 200 Vrms from a generator impedance of
150X for a period of 5 seconds The reason for this is to
ensure that the protection systems do not trip on short term
faults caused by a transient power cross situation but sur-
vive long enough for the electricity supply authority circuit
breakers to respond to the fault thus avoiding a false or
unnecessary failure
Until now the manual resettable or fusible systems have
been most popular in the industry since the matching accu-
racy of the series elements can be carefully controlled to
ensure good balance The problem in the future using this
type of protection is the expansion in distributed switching
systems employing local street furniture The costs of re-
placing protection in these locations is much greater but it
is argued that the incidence of faults will also reduce due to
the shorter line lengths In order to reduce this cost to a
minimum and improve the time taken to reinstate service to
the client auto resetting systems can be more effective
and these are described in the following section
54 Auto-Resetting Systems
The Auto-Resettable protection system has always been at-
tractive to line card designers The inherent advantage is
the system guards against any fault which may occur on the
line and after occurence resets automatically without any
requirement for human intervention Unfortunately the com-
promises to achieve this were traditionally too great to war-
rant the change to auto systems With the advent of the
SLIM these compromises are not necessary and the im-
plementation of automatic protection becomes a realistic
possibility irrespective of the severity of the longitudinal bal-
ance specification
The basic principle behind these protection schemes is the
use of a PTC device as the series element in the secondary
protection circuit During a fault condition this device dissi-
pates power which causes self heating The temperature
increase of the device causes the resistance to increase
thus regulating the current flow Eventually thermal equilib-
rium is reached and this state is held until the fault condi-
tion is removed The device then cools and normal service
is re-established The choice of the PTC device is relatively
painless once the critical parameters are decided but to
understand the impact of these parameters an appreciation
of the operation and construction of the device is useful
60 PTC CONSTRUCTION AND OPERATION
Positive temperature coefficient devices come in a variety of
forms depending on the application required For the line
card protection application the devices required are de-
signed to act as switching elements with a carefully defined
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abrupt switching characteristic The most common method
of implementing the switching function is to use thermistors
The operation of these is now discussed
61 Thermistors
Switching type PTC thermistors are made from semicon-
ducting barium titanate ceramic material This material ex-
hibits a temperature-resistance characteristic as shown in
Figure 16 Over the lower portion of their characteristic the
thermistor resistance is low and relatively constant (a slight
negative coefficient is present at low temperatures due to
the intrinsic negative temperature coefficient from the semi-
conducting material) As the temperature is raised above
the Curie point the magnetic domains in the material re-
align themselves and the material becomes more resistive
until eventually the material approaches an insulator In a
switching type of device this action is designed to take
place abruptly over a 10–15C temperature change Over
this range the resistance of the thermistor changes by five
or six orders of magnitude from say 10X to 1 MX
TLH10553–16
FIGURE 16 Thermistor Temperature-Resistance
If instead of using external temperature as the heating
source current flowing through the device is used the tradi-
tional V-I characteristic for this type of device can be mea-
sured see Figure 17 This curve has two distinct regions
which are important for the application
TLH10553–17
FIGURE 17 V-I Thermistor Characteristics
First the linear region This is the area of normal operation
where the device does not exhibit any switching behavior If
current value less than the value of the trip current It is
flowing through the device the temperature rise of the
thermistor is insufficient to trip the device If however the
current is increased above the trip level the temperature
rise is sufficient for the resistance to increase To ensure
correct operation in the application the thermistor chosen
must be rated so that the Trip Point is never exceeded dur-
ing normal operation at the maximum ambient temperature
62 Maximum Ratings
When using thermistors it is imperative never to exceed the
manufacturers ratings for the device These ratings give the
maximum voltage and current which the device is capable
of switching The voltage rating is principally defined by the
thickness and resistivity of the device The switching current
rating is very important since exceeding this value will cause
the device to fracture This is caused by the physical proper-
ties of the material which have an intrinsic energy-time prod-
uct capacity If attempts are made to dissipate an excessive
amount of energy the differential expansion inside the de-
vice due to local heating set up large stresses in the brittle
ceramic material which consequently shears and fractures
In general the larger the cross sectional area of the device
the greater the switching current can be handled and this
parameter is one of the most crucial in selecting the correct
device
If these limits are not exceeded the resistance value of the
thermistor is very predictable and will return to the initial
starting value repeatedly independent of the number of
switching cycles the device has undergone In lab tests a
thermistor was repeatedly hit with a 30 second burst of
250 Vrms mains voltage sufficient to stress it at the maxi-
mum ratings then allowed to cool for 5 minutes after which
a resistance measurement was made This cycle was re-
peated over 450 times and the results logged The resist-
ance of the device did not vary more than g05% over this
test
Hopefully this is sufficient to dispel the myth that thermis-
tors are unstable devices and are not repeatably resettable
after undergoing numerous switching operations Now that
the basic operating principles of thermistors have been ex-
plained the limitations from an applications point of view
can be appreciated and put into context
63 Specifying Thermistors
As outlined in the above section thermistors have five basic
parameters which must be specified on ordering These are
1 Operating temperature range Normally for telecom
equipment this is 0C to a70C This does not need to
take the temperature rise due to self heating into ac-
count
2 Maximum operating current (non switch) This is normally
in the range 80–100 mA for most telecom applications It
is important to rate this parameter at the maximum oper-
ating ambient temperature
3 Maximum voltage rating This parameter is set by the volt-
age which the device must withstand when the source
resistance of the generator is zero This is important
when the resistance of the device increases to a high
value (much greater than the source resistance of the
generator) when the rating should be equal to or exceed
the test voltage
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4 Maximum current capability This parameter must be cho-
sen dependant on the peak cold current the device will
be required to handle at the instant a fault occurs
5 Finally the cold resistance of the device This will be de-
fined to a large extent by the previous parameters but if a
choice exists should be chosen to be as large as possi-
ble in order to increase switching time and reduce the
currents injected into the line card during a fault
70 WORKED EXAMPLE 1
Take the case of a linecard which must survive a mains
cross fault of 250 Vrms for 15 minutes from a source resist-
ance of 30X after which the part must reset to normal oper-
ation Assume that the longitudinal specification must ex-
ceed 50 dB across the frequency band 50 Hz to 3400 Hz
Operating temperature range 0C to a70C
First referring to the performance graphs in the measure-
ments section it can be seen that the absolute value and
the matching requirements to meet this spec are very loose
so we have a relatively free choice for the value of device
we eventually choose
1 Temperature Operating Range 0C to a70C
2 Operating current The SLIM device has a maximum feed
current of 43 mA Modulating this the worst case longitu-
dinal current say 20 mArms gives maximum operating
current of 48 mArms Therefore require a thermistor
which must be able to handle 48 mArms at the maximum
operating temperature (70C) Note the use of RMS cur-
rents since we are interested in the heating effect of the
current
3 Voltage spec for device 250 Vrms (min) (Since the re-
sistance of the series element will increase to become
much greater than the source resistance)
4 Peak current handling requirements Given that the test
condition has a 30X source impedance then short circuit
current capability of the source is 12 Apeak (833 Arms)
This suggests a fairly large thermistor to withstand a peak
current as high as this A suitable device which has a
current rating close to this is YS960 which has a peak
current rating of 10A This device has a cold resistance of
10X which when added to the source resistance gives a
total resistance of 40X across the 250 Vrms source This
gives a peak current of 883A
An alternative method is to choose a thermistor with a high-
er cold resistance This increases the resistance in series
with the source resistance thus reduces the peak current
handling requirements If a thermistor has a cold resistance
of 40–50X it only requires to handle a maximum current of
5A in the example given and has the added advantage that
the current flow into the protection ground is also reduced
This tradeoff is dependent on the availability of suitable
thermistors The calculation of this parameter must always
be done using this somewhat iterative method to arrive at a
suitable device
The choice of a suitable device is often restricted by the
limitations of one of the test requirements and experience
shows that this is often the peak current requirements After
the device has been selected the predicted performance
level can read off the graphs plotted in the results section
checking the validity of the selection
80 WORKED EXAMPLE 2
If the longitudinal requirements are much more strict such
as those imposed by the Bell specifications the value se-
lected becomes more critical Referring to the results
graphs suggests a value of 75–120X for the series ele-
ments In the case of the thermistor selected in the first
example this is not so but can be made very easily Since
the shunt protector device is connected across the junction
of the series elements and the module pins anything behind
this node is protected by the secondary protection In order
to improve the longitudinal balance performance of the cir-
cuit it is necessary to place additional resistance in series
with the thermistors to increase the combined value of the
resistance closer to 100X This can be done with two resis-
tors which would raise the resistance to around 85X overall
Care should be taken in the power rating of these resistors
since during fault conditions these must cope with the dif-
ference in shunt protector trigger voltage Vbo and the bat-
tery supply This can cause a substantial amount of power
to be dissipated in this condition A schematic showing the
implementation of this technique is given in Figure 18
TLH10553–18
FIGURE 18 Protection Schematic for
Stringent Longitudinal Requirements
90 CONCLUSIONS
At the outset of this applications note the objective was to
show the ease of designing protection networks using the
SLIM module Due to the philosophy behind the SLIM of
reducing the cost of the overall application the protection
constraints are much less stringent than in conventional line
interface circuits which allows previously unavailable pro-
tection schemes to be employed Below is a summary of the
advantages and disadvantages of the fusible and auto-
resetting systems
Fusible Systems
Advantages
1 Low Installation Cost
2 Low Power dissipation on board during fault conditions
3 Total disconnection of subscriber wires when fault
occurs
Disadvantages
1 Relatively high replacement costs
2 Labor intensive especially in distributed switching sys-
tems
3 Non-resettable thus causing unnecessary out of service
time for users
4 Possibility of operating due to transient fault
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Auto Resetting Systems
Advantages
1 Good for remote locations
2 No unnecessary down time for users
3 Completely automatic
4 Low maintenance
5 Low instances of transient operation
Disadvantages
1 Increased Installation costs
2 Small amount of on-card heating due to thermistor dissi-
pation (2–3W)
3 Line not totally disconnected during fault condition
Given these choices and bearing in mind the industry mov-
ing toward decentralized switches the auto resetting sys-
tems technique is more applicable to the requirements of
the market where maintenance costs are at a premium
There are now companies taking advantage of this opportu-
nity and manufacture complete modules containing the
thermistors and shunt protectors designed for direct mount-
ing onto the line card These modules are ideal for applica-
tions attempting to minimize the board footprint for compact
systems employing 16 lines on a card but do incur a slight
cost penalty
Finally included as an appendix to this note is a list of sup-
pliers of shunt protectors series fuse elements fusible re-
sistors or fusible links and a supplier list of thermistors This
list is not intended to be exhaustive but more a starting
point for those who are interested in pursuing the subject
further It is hoped that in writing this note that the author
has highlighted the major problems in trying to design pro-
tection schemes for line card applications and helped in
dispelling any misconceptions in the application of thermis-
tors in this area
APPENDIX
Below are listed suppliers of protection components Suppli-
ers of Fusible series protection components
1 Welwyn Electronics
Bedlington Northumberland NE22 7AA England
Tel (0670) 822181
2 International Resistive Company Inc
Post Office Box 1860
Boone North Carolina 28607-1860 USA
Tel (704) 264-8861
Suppliers of PTC Series Elements
1 Raychem Corporation
Polyswitch Products 300 Constitution Drive
Menlo Park Calif 94025-1164 USA
Tel (415) 361-6900
2 Mullard Ltd
Mullard House Torrington Place
London WC1E 7HD
3 STC Components
Thermistor Division
Crown Industrial Estate
Priorwood Road
Taunton
Somerset
TA2 8QY
England
Tel (0823) 335200
Suppliers of Shunt Protection Devices
1 Texas Instruments
Power Products Division
2 Teccor Electronics Inc
1801 Hurd Drive
Irving Texas 75038-4385 USA
Tel (214) 580-1515
Lucas Semiconductors Ltd
Garetts Green Lane
Birmingham
B33 0YA
England
Tel (021) 784-6855
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LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION As used herein
1 Life support devices or systems are devices or 2 A critical component is any component of a life
systems which (a) are intended for surgical implant support device or system whose failure to perform can
into the body or (b) support or sustain life and whose be reasonably expected to cause the failure of the life
failure to perform when properly used in accordance support device or system or to affect its safety or
with instructions for use provided in the labeling can effectiveness
be reasonably expected to result in a significant injury
to the user
National Semiconductor National Semiconductor National Semiconductor National Semiconductor National Semiconductores National Semiconductor
Corporation GmbH Japan Ltd Hong Kong Ltd Do Brazil Ltda (Australia) Pty Ltd
2900 Semiconductor Drive Livry-Gargan-Str 10 Sumitomo Chemical 13th Floor Straight Block Rue Deputado Lacorda Franco Building 16
PO Box 58090 D-82256 F4urstenfeldbruck Engineering Center Ocean Centre 5 Canton Rd 120-3A Business Park Drive
Santa Clara CA 95052-8090 Germany Bldg 7F Tsimshatsui Kowloon Sao Paulo-SP Monash Business Park
Tel 1(800) 272-9959 Tel (81-41) 35-0 1-7-1 Nakase Mihama-Ku Hong Kong Brazil 05418-000 Nottinghill Melbourne
TWX (910) 339-9240 Telex 527649 Chiba-City Tel (852) 2737-1600 Tel (55-11) 212-5066 Victoria 3168 Australia
Fax (81-41) 35-1 Ciba Prefecture 261 Fax (852) 2736-9960 Telex 391-1131931 NSBR BR Tel (3) 558-9999
Tel (043) 299-2300 Fax (55-11) 212-1181 Fax (3) 558-9998
Fax (043) 299-2500
National does not assume any responsibility for use of any circuitry described no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications
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